

July 1999 Revised July 1999

#### 74VCX00

# **Low Voltage Quad 2-Input NAND Gate with 3.6V Tolerant Inputs and Outputs**

#### **General Description**

The VCX00 contains four 2-input NAND gates. This product is designed for low voltage (1.65V to 3.6V)  $V_{CC}$  applications with I/O compatibility up to 3.6V.

The VCX00 is fabricated with an advanced CMOS technology to achieve high-speed operation while maintaining low CMOS power dissipation.

#### **Features**

- $\blacksquare$  1.65V to 3.6V  $\rm V_{CC}$  supply operation
- 3.6V tolerant inputs and outputs
- t<sub>DD</sub>

2.8 ns max for 3.0V to 3.6V  $\rm V_{CC}$  3.7 ns max for 2.3V to 2.7V  $\rm V_{CC}$ 

7.4 ns max for 1.65V to 1.95V  $\mathrm{V}_{\mathrm{CC}}$ 

- $\blacksquare$  Power-off high impedance inputs and outputs
- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>)

 $\pm 24$  mA @ 3.0V  $\rm V_{CC}$ 

 $\pm 18$  mA @ 2.3V  $\rm V_{CC}$ 

±6 mA @ 1.65V V<sub>CC</sub>

- Uses patented Quiet Series<sup>™</sup> noise/EMI reduction circuitry
- Latchup performance exceeds 300 mA
- ESD performance:


Human body model > 2000V Machine model > 250V

#### **Ordering Code:**


Order Number	Package Number	Package Description
74VCX00M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
74VCX00MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbol**



#### **Connection Diagram**



#### **Pin Descriptions**

Pin Names	Description
A <sub>n</sub> , B <sub>n</sub>	Inputs
Ōn	Outputs

Quiet Series™ is a trademark of Fairchild Semiconductor Corporation.

#### **Absolute Maximum Ratings**(Note 1) **Recommended Operating**

-0.5V to +4.6V Supply Voltage (V<sub>CC</sub>)

-0.5V to +4.6V DC Input Voltage (V<sub>I</sub>)

Output Voltage (V<sub>O</sub>) HIGH or LOW State (Note 2) -0.5V to  $V_{CC} + 0.5V$ 

 $V_{CC} = 0V$ -0.5V to +4.6V

DC Input Diode Current (I<sub>IK</sub>)

 $V_I < 0V$ -50 mA

DC Output Diode Current (I<sub>OK</sub>)

 $V_O < 0V$ -50 mA  $V_O > V_{CC}$ +50 mA DC Output Source/Sink Current ( $I_{OL}/I_{OL}$ ) ±50 mA DC V<sub>CC</sub> or Ground Current per

Supply Pin (I<sub>CC</sub> or Ground)

Storage Temperature Range (T<sub>stq</sub>)  $-65^{\circ}C$  to  $+150^{\circ}C$ 

Conditions (Note 3)

Power Supply

1.65V to 3.6V Operating

Data Retention Only 1.2V to 3.6V

Input Voltage -0.3V to 3.6V

Output Voltage (V<sub>O</sub>)

HIGH or LOW State 0V to  $\mathrm{V}_{\mathrm{CC}}$ 

Output Current in  $I_{OH}/I_{OL}$ 

 $V_{CC} = 3.0 \text{V to } 3.6 \text{V}$ ±24 mA  $V_{CC} = 2.3V \text{ to } 2.7V$  $\pm 18~\text{mA}$ 

 $V_{CC} = 1.65V \text{ to } 2.3V$ ±6 mA ±100 mA Free Air Operating Temperature (T<sub>A</sub>) -40°C to +85°C

Minimum Input Edge Rate ( $\Delta t/\Delta V$ )

 $V_{\mbox{\footnotesize{IN}}} = 0.8 \mbox{\footnotesize{V}}$  to 2.0 V,  $V_{\mbox{\footnotesize{CC}}} = 3.0 \mbox{\footnotesize{V}}$ 10 ns/V

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 3: Floating or unused inputs must be held HIGH or LOW

#### DC Electrical Characteristics (2.7V < V<sub>CC</sub> $\le$ 3.6V)

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.7-3.6	2.0		V
V <sub>IL</sub>	LOW Level Input Voltage		2.7–3.6		0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.7–3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		V
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.7–3.6		0.2	
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 18 mA	3.0		0.4	V
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	
I <sub>I</sub>	Input Leakage Current	$0 \le V_1 \le 3.6V$	2.7-3.6		±5.0	μΑ
I <sub>OFF</sub>	Power-Off Leakage Current	$0 \le (V_1, V_0) \le 3.6V$	0		10	μА
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.7-3.6		20	
		$V_{CC} \le V_I \le 3.6V$	2.7-3.6		±20	μА
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		750	μΑ

# DC Electrical Characteristics (2.3V $\leq$ $V_{CC} \leq$ 2.7V)

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.3-2.7	1.6		V
V <sub>IL</sub>	LOW Level Input Voltage		2.3–2.7		0.7	V
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100  \mu A$	2.3-2.7	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3-2.7		0.2	
		I <sub>OL</sub> = 12 mA	2.3		0.4	V
		$I_{OL} = 18 \text{ mA}$	2.3		0.6	
I <sub>I</sub>	Input Leakage Current	0 ≤ V <sub>I</sub> ≤ 3.6V	2.3-2.7		±5.0	μΑ
I <sub>OFF</sub>	Power-Off Leakage Current	$0 \le (V_1, V_0) \le 3.6V$	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3-2.7		20	
		$V_{CC} \le V_I \le 3.6V$	2.3-2.7		±20	μΑ

# DC Electrical Characteristics (1.65V $\leq$ $V_{\mbox{\footnotesize CC}}$ < 2.3V)

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		1.65-2.3	0.65 x V <sub>CC</sub>		V
V <sub>IL</sub>	LOW Level Input Voltage		1.65-2.3		0.35 x V <sub>CC</sub>	V
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100  \mu A$	1.65-2.3	V <sub>CC</sub> - 0.2		V
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		v
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	1.65-2.3		0.2	V
		I <sub>OL</sub> = 6 mA	1.65		0.3	V
I <sub>I</sub>	Input Leakage Current	0 ≤ V <sub>I</sub> ≤ 3.6V	1.65-2.3		±5.0	μΑ
I <sub>OFF</sub>	Power-Off Leakage Current	0 ≤ (V <sub>I</sub> , V <sub>O</sub> ) ≤ 3.6V	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	1.65-2.3		20	^
		$V_{CC} \le V_I \le 3.6V$	1.65-2.3		±20	μΑ

#### **AC Electrical Characteristics** (Note 4)

		$T_A = -40$ °C to $+85$ °C, $C_L = 30$ pF, $R_L = 500$ $\Omega$						
Symbol	Parameter	V <sub>CC</sub> = 3.	$3V \pm 0.3V$	V <sub>CC</sub> = 2.5	5V ± 0.2V	V <sub>CC</sub> = 1.8	V ± 0.15V	Units
		Min	Max	Min	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	0.6	2.8	0.8	3.7	1.0	7.4	ns
t <sub>PLH</sub>								
toshl	Output to Output Skew (Note 5)		0.5		0.5		0.75	ns
t <sub>OSLH</sub>								

Note 4: For  $C_L$  = 50 pF, add approximately 300 ps to the AC maximum specification

Note 5: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

## **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub> (v)	T <sub>A</sub> = 25°C	Unit
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V <sub>OHV</sub>	Quiet Output Dynamic Valley V <sub>OH</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

### Capacitance

Symbol	Parameter	Conditions	T <sub>A</sub> = +25°C	Units
C <sub>IN</sub>	Input Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_1 = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20	pF

### **AC Loading and Waveforms**




FIGURE 1. AC Test Circuit

TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open






FIGURE 2. Waveform for Inverting and Non-inverting Functions


Symbol	V <sub>CC</sub>				
- Cymbol	$\textbf{3.3V} \pm \textbf{0.3V}$	2.5V ± 0.2V	1.8V ± 0.15V		
V <sub>mi</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2		
V <sub>mo</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2		





14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Package Number M14A

#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)












- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ABREF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com