January 2000 Revised January 2000

#### FAIRCHILD

SEMICONDUCTOR

#### 74VCX162374

# Low Voltage 16-Bit D-Type Flip-Flop with 3.6V Tolerant Inputs and Outputs and $26\Omega$ Series Resistors in Outputs

#### **General Description**

The VCX162374 contains sixteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and output enable ( $\overline{\text{OE}}$ ) are common to each byte and can be shorted together for full 16-bit operation.

The VCX162374 is also designed with  $26\Omega$  series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers and bus transceivers/transmitters.

The 74VCX162374 is designed for low voltage (1.65V to 3.6V)  $V_{CC}$  applications with I/O compatibility up to 3.6V.

The 74VCX162374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### Features

- 1.65V–3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant inputs and outputs
- 26Ω series resistors in outputs
- I t<sub>PD</sub> (CLK to O<sub>n</sub>)
  - 3.4 ns max for 3.0V to 3.6V V\_{CC} 4.8 ns max for 2.3V to 2.7V V\_{CC}
  - 9.6 ns max for 1.65V to 1.95V  $\mathrm{V}_{\mathrm{CC}}$
- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>)
  - ±12 mA @ 3.0V V<sub>CC</sub>
  - $\pm 8$  mA @ 2.3V V<sub>CC</sub>
  - ±3 mA @ 1.65V V<sub>CC</sub>
- Uses patented noise/EMI reduction circuitry
  Latch-up performance exceeds 300 mA
- Latch-up performance
- ESD performance:
  - Human body model > 2000V Machine model > 200V

Note 1: To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

#### **Ordering Code:**

Order Number	Package Number	Package Descriptions
74VCX162374MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
		48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1m

#### Logic Symbol **Pin Descriptions** Pin Names Description 42 43 44 45 OEn Output Enable Input (Active LOW) ŌF OF. -CPn Clock Pulse Input СР 0, $0_{\rm T}$ $0_{\rm A}$ $0_{\rm E}$ 06 0-7 0. $I_0 - I_{15}$ Inputs O<sub>0</sub>-O<sub>15</sub> Outputs

#### **Connection Diagram**

	5		
_	,	$\mathcal{I}$	1
<u>de</u> 1 —	1	48	- CP1
°° –	2	47	- 1 <sub>0</sub>
01 -	3	46	— h
GND —	4	45	- GNC
0 <sub>2</sub> —	5	44	- 1 <sub>2</sub>
0 <sub>3</sub> —	6	43	- I <sub>3</sub>
v <sub>cc</sub> –	7	42	- v <sub>cc</sub>
04 —	8	41	<u> </u>
0 <sub>5</sub> —	9	40	- 1 <sub>5</sub>
GND —	10	39	- GNE
0 <sub>6</sub> —	11	38	- 1 <sub>6</sub>
07 -	12	37	- 1 <sub>7</sub>
0 <sub>8</sub> —	13	36	- 1 <sub>8</sub>
o <sub>9</sub> —	14	35	- 1 <sub>9</sub>
GND -	15	34	- GNC
0 <sub>10</sub> —	16	33	- 40
011 -	17	32	- 41
v <sub>cc</sub> —	18	31	- v <sub>cc</sub>
0 <sub>12</sub> -	19	30	- 1 <sub>12</sub>
013 -	20	29	- 43
GND -	21	28	- GNE
0 <sub>14</sub> —	22	27	<u> </u>
015 -	23	26	- 45
OE2 -	24	25	- CP2
1			l í

#### **Truth Tables**

	Inputs		Outputs
CP1	OE <sub>1</sub>	I <sub>0</sub> —I <sub>7</sub>	0 <sub>0</sub> –0 <sub>7</sub>
~	L	Н	Н
~	L	L	L
L	L	Х	O <sub>0</sub> Z
Х	Н	Х	Z
			1
	Inputs		Outputs
CP <sub>2</sub>	Inputs OE <sub>2</sub>	I <sub>8</sub> —I <sub>15</sub>	Outputs O <sub>8</sub> –O <sub>15</sub>
CP2		<b>I<sub>8</sub>–I<sub>15</sub></b> Н	-
CP2 	0E2		0 <sub>8</sub> -0 <sub>15</sub>
CP2 	OE <sub>2</sub>	Н	<b>О<sub>8</sub>-О<sub>15</sub></b> Н

= HIGH Voltage Level н L

= LOW Voltage Level = Immaterial (HIGH or LOW, inputs may not float) X Z


= High Impedance

 $O_0 = Previous O_0$  before HIGH-to-LOW of CP

#### **Functional Description**

The 74VCX162374 consists of sixteen edge-triggered flipflops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each clock has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-

flop will store the state of their individual I inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock  $(\overline{OP}_n)$  transition. With the Output Enable  $(\overline{OE}_n)$  LOW, the contents of the flip-flops are available at the outputs. When  $\overline{OE}_n$  is HIGH, the outputs go to the high impedance state. Operations of the  $\overline{OE}_n$  input does not affect the state of the flip-flops.



Absolute Maximum Ra	tings(Note 2)	Recommended Operatin	g
Supply Voltage (V <sub>CC</sub> )	-0.5V to +4.6V	Conditions (Note 4)	
DC Input Voltage (VI)	-0.5V to +4.6V	Power Supply	
Output Voltage (V <sub>O</sub> )		Operating	1.65V to 3.6V
Outputs 3-STATED	-0.5V to +4.6V	Data Retention Only	1.2V to 3.6V
Outputs Active (Note 3)	–0.5V to V <sub>CC</sub> +0.5V	Input Voltage	-0.3V to +3.6V
DC Input Diode Current (IIK)		Output Voltage (V <sub>O</sub> )	
V <sub>1</sub> < 0V	–50 mA	Output in Active States	0V to V <sub>CC</sub>
DC Output Diode Current (I <sub>OK</sub> )		Output in "OFF" State	0.0V to 3.6V
V <sub>O</sub> < 0V	–50 mA	Output Current in I <sub>OH</sub> /I <sub>OL</sub>	
$V_{O} > V_{CC}$	+50 mA	$V_{CC} = 3.0V$ to $3.6V$	±12 mA
DC Output Source/Sink Current		$V_{CC} = 2.3V$ to 2.7V	±8 mA
(I <sub>OH</sub> /I <sub>OL</sub> )	±50 mA	V <sub>CC</sub> = 1.65V to 2.3V	±3 mA
DC V <sub>CC</sub> or GND Current per		Free Air Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Supply Pin (I <sub>CC</sub> or GND)	±100 mA	Minimum Input Edge Rate ( $\Delta t/\Delta V$ )	
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C	$V_{\text{IN}}$ = 0.8V to 2.0V, $V_{\text{CC}}$ = 3.0V	10 ns/V
		Note 2: The Absolute Maximum Ratings are those	

# 74VCX162374

 $V_{IN} = 0.8V \ \text{to} \ 2.0V, \ V_{CC} = 3.0V \qquad 10 \ \text{ns/V}$  Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3:  $\mathrm{I}_{\mathrm{O}}$  Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

### DC Electrical Characteristics (2.7V $< V_{CC} \leq 3.6V)$

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.7 – 3.6	2.0		V
/ <sub>IL</sub>	LOW Level Input Voltage		2.7 – 3.6		0.8	V
/ <sub>ОН</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \ \mu A$	2.7 – 3.6	V <sub>CC</sub> - 0.2		V
		I <sub>OH</sub> = -6 mA	2.7	2.2		V
		$I_{OH} = -8 \text{ mA}$	3.0	2.4		V
		$I_{OH} = -12 \text{ mA}$	3.0	2.2		V
/ <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.7 – 3.6		0.2	V
		$I_{OL} = 6 \text{ mA}$	2.7		0.4	V
		I <sub>OL</sub> = 8 mA	3.0		0.55	V
		I <sub>OL</sub> = 12 mA	3.0		0.8	V
I	Input Leakage Current	$0 \le V_I \le 3.6V$	2.7 – 3.6		±5.0	μΑ
oz	3-STATE Output Leakage	$0 \le V_O \le 3.6V$ $V_I = V_{IH}$ or $V_{IL}$	2.7 – 3.6		±10	μA
OFF	Power-OFF Leakage Current	$0 \le (V_1, V_0) \le 3.6V$	0		10	μΑ
сс	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.7 – 3.6		20	μA
		$V_{CC} \leq (V_I, V_O) \leq 3.6V \text{ (Note 5)}$	2.7 – 3.6		±20	μA
7l <sup>CC</sup>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μA

74VCX162374

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.3 – 2.7	1.6		V
V <sub>IL</sub>	LOW Level Input Voltage		2.3 – 2.7		0.7	V
V <sub>он</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.3 – 2.7	V <sub>CC</sub> - 0.2		V
		$I_{OH} = -4 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -6 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -8 \text{ mA}$	2.3	1.7		V
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3 – 2.7		0.2	V
		I <sub>OL</sub> = 6 mA	2.3		0.4	V
		I <sub>OL</sub> = 8 mA	2.3		0.6	V
I	Input Leakage Current	$0 \le V_1 \le 3.6V$	2.3 – 2.7		±5.0	μA
OZ	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	2.3 – 2.7		±10	
		$V_I = V_{IH} \text{ or } V_{IL}$	2.3 - 2.7		±ΙΟ	μA
OFF	Power-OFF Leakage Current	$0 \le (V_{I}, V_{O}) \le 3.6V$	0		10	μA
сс	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 2.7		20	μA
		$V_{CC} \le (V_1, V_0) \le 3.6V$ (Note 6)	2.3 - 2.7	1	±20	μA

Note 6: Outputs disabled or 3-STATE only.

## DC Electrical Characteristics (1.65V $\leq$ V\_{CC} < 2.3V)

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
VIH	HIGH Level Input Voltage		1.65 - 2.3	$0.65 \times V_{\text{CC}}$		V
V <sub>IL</sub>	LOW Level Input Voltage		1.65 - 2.3		$0.35 \times V_{CC}$	V
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	1.65 - 2.3	V <sub>CC</sub> - 0.2		V
		$I_{OH} = -3 \text{ mA}$	1.65	1.25		V
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	1.65 - 2.3		0.2	V
		I <sub>OL</sub> = 3 mA	1.65		0.3	V
l <sub>l</sub>	Input Leakage Current	$0 \le V_I \le 3.6V$	1.65 - 2.3		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6V$ $V_I = V_{IH} \text{ or } V_{IL}$	1.65 - 2.3		±10	μA
I <sub>OFF</sub>	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	1.65 - 2.3		20	μΑ
		$V_{CC} \le (V_I, V_O) \le 3.6V$ (Note 7)	1.65 - 2.3		±20	μΑ

Note 7: Outputs disabled or 3-STATE only.

#### AC Electrical Characteristics (Note 8)

			$T_{A} = -40^{\circ}$	°C to +85°C,	C <sub>L</sub> = 30 pF, F	$R_L = 500\Omega$			
Symbol	Parameter	$V_{CC}=3.3V\pm0.3V$		$\textbf{V}_{\textbf{CC}} = \textbf{2.5V} \pm \textbf{0.2V}$		$V_{CC}=1.8V\pm0.15V$		Units	
		Min	Max	Min	Max	Min	Max		
f <sub>MAX</sub>	Maximum Clock Frequency	250		200		100		MHz	
t <sub>PHL</sub> , t <sub>PLH</sub>	Prop Delay CP to O <sub>n</sub>	0.8	3.4	1.0	4.8	1.5	9.6	ns	
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	0.8	3.9	1.0	5.4	1.5	9.8	ns	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	0.8	4.0	1.0	4.4	1.5	7.9	ns	
t <sub>S</sub>	Setup Time	1.5		1.5		2.5		ns	
t <sub>H</sub>	Hold Time	1.0		1.0		1.0		ns	
t <sub>W</sub>	Pulse Width	1.5		1.5		4.0		ns	
t <sub>OSHL</sub>	Output to Output Skew (Note 9)		0.5		0.5		0.75	ns	
t <sub>OSLH</sub>	(Note 9)								

Note 8: For  $C_L = 50_P F$ , add approximately 300 ps to the AC maximum specification.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW ( $t_{OSHL}$ ) or LOW-to-HIGH ( $t_{OSLH}$ ).

#### **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub> (V)	T <sub>A</sub> = +25°C Typical	Units
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.15	
			2.5	0.25	V
			3.3	0.35	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.15	
			2.5	-0.25	V
			3.3	-0.35	
V <sub>OHV</sub>	Quiet Output Dynamic Valley V <sub>OH</sub>	$C_{L} = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.55	
			2.5	2.05	V
			3.3	2.65	

#### Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
•,			Typical	
CIN	Input Capacitance	$V_{CC}$ = 1.8V, 2.5V or 3.3V, $V_{I}$ = 0V or $V_{CC}$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$	20	рF
		V <sub>CC</sub> = 1.8V, 2.5V or 3.3V	20	ы

74VCX162374

