

February 1993 Revised April 2005

74VHC373 Octal D-Type Latch with 3-STATE Outputs

General Description

The VHC373 is an advanced high speed CMOS octal Dtype latch with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type latch is controlled by a latch enable input (LE) and an output enable input (OE). The latches appear transparent to data when latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is LATCHED. When the $\overline{\text{OE}}$ input is HIGH, the eight outputs are in a high impedance state.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Features


- High Speed: t_{PD} = 5.0 ns (typ) @ V_{CC} = 5V
- High Noise Immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (Min)
- Power Down Protection is provided on all inputs
- Low Noise: V_{OLP} = 0.6V (typ)
- Low Power Dissipation: $I_{CC} = 4 \mu A \text{ (Max)} @ T_A = 25 ^{\circ}\text{C}$
- Pin and Function Compatible with 74HC373

Ordering Code:

Order Number	Package Number	Package Description
74VHC373M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VHC373SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC373MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC373N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
D ₀ -D ₇	Data Inputs
LE	Latch Enable Input
ŌĒ	Output Enable Input
O ₀ -O ₇	3-STATE Outputs

Truth Table

	Inputs						
LE	ŌĒ	D _n	O _n				
Х	Н	Х	Z				
Н	L	L	L				
Н	L	Н	н				
L	L	X	O ₀				


- H = HIGH Voltage Level
- L = LOW Voltage Level Z = High Impedance

 $O_0 = \text{Previous } O_0 \text{ before HIGH-to-LOW transition of Latch Enable}$

Functional Description

The VHC373 contains eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE standard outputs are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the standard outputs are in the 2-state mode. When \overline{OE} is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Input Diode Current (I_{IK}) -20 mAOutput Diode Current $\pm 20 \text{ mA}$ DC Output Current (I_{OUT}) $\pm 25 \text{ mA}$ DC V_{CC}/GND Current (I_{CC}) $\pm 75 \text{ mA}$

Storage Temperature (T_{STG}) -65°C to +150°C

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 2)

Input Rise and Fall Time (t_r, t_f)

$$\begin{split} V_{CC} &= 3.3 \text{V} \pm 0.3 \text{V} & 0 \sim 100 \text{ ns/V} \\ V_{CC} &= 5.0 \pm 0.5 \text{V} & 0 \sim 20 \text{ ns/V} \end{split}$$

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Cumhal	Parameter	V _{CC}		T _A = +25°C	;	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		Units	Conditions	
Symbol	Parameter	(V)	Min	Тур	Max	Min	Max	Units	Con	attons
V _{IH}	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 - 5.5	0.7 V _{CC}			0.7 V _{CC}		V		
V _{IL}	LOW Level	2.0			0.50		0.50	V		
	Input Voltage	3.0 – 5.5			$0.3 V_{\rm CC}$		$0.3 V_{\rm CC}$	V		
V _{OH}	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -50 \mu A$
	Output Voltage	3.0	2.9	3.0		2.9		V	or V _{IL}	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V	1	I _{OH} = -4 mA
		4.5	3.94			3.80		V		$I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	$I_{OL} = 50 \mu A$
	Output Voltage	3.0		0.0	0.1		0.1	V	or V _{IL}	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V	1	I _{OL} = 4 mA
		4.5			0.36		0.44	V		$I_{OL} = 8 \text{ mA}$
I _{OZ}	3-STATE Output	5.5			±0.25		±2.5	μА	$V_{IN} = V_{IH} o$	or V _{IL}
	Off-State Current								$V_{OUT} = V_{C}$	_C or GND
I _{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	μА	V _{IN} = 5.5 or GND	
I _{CC}	Quiescent Supply Current	5.5			4.0		40.0	μА	$V_{IN} = V_{CC}$	or GND

Noise Characteristics

Symbol	Parameter	V _{CC}	T _A =	+25°C	Units	Conditions	
Cymbol	T drameter	(V)	Тур	Typ Limits		Conditions	
V _{OLP} (Note 3)	Quiet Output Maximum Dynamic V _{OL}	5.0	0.6	0.9	V	C _L = 50 pF	
V _{OLV} (Note 3)	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.6	-0.9	V	C _L = 50 pF	
V _{IHD} (Note 3)	Minimum HIGH Level Dynamic Input Voltage	5.0		3.5	V	C _L = 50 pF	
V _{ILD} (Note 3)	Maximum LOW Level Dynamic Input Voltage	5.0		1.5	V	C _L = 50 pF	

Note 3: Parameter guaranteed by design.

AC Electrical Characteristics


Symbol	Parameter	V _{CC}	T _A = +25°C			T _A = -40°	C to +85°C	Units	Conditions	
Syllibol	Parameter	(V)	Min	Тур	Max	Min	Max	Units	Cond	ILIONS
t _{PLH}	Propagation Delay	3.3 ± 0.3		7.0	11.0	1.0	13.0	ns		C _L = 15 pF
t _{PHL}	Time (LE to O _n)			9.5	14.5	1.0	16.5	115		$C_L = 50 pF$
		5.0 ± 0.5		4.9	7.2	1.0	8.5	ns		C _L = 15 pF
				6.4	9.2	1.0	10.5	115		$C_L = 50 pF$
t _{PLH}	Propagation Delay	3.3 ± 0.3		7.3	11.4	1.0	13.5			C _L = 15 pF
t _{PHL}	Time (D to O _n)			9.8	14.9	1.0	17.0	ns		$C_L = 50 pF$
		5.0 ± 0.5		5.0	7.2	1.0	8.5			C _L = 15 pF
				6.5	9.2	1.0	10.5			$C_L = 50 pF$
t _{PZL}	3-STATE	3.3 ± 0.3		7.3	11.4	1.0	13.5	ns	$R_L = 1 k\Omega$	C _L = 15 pF
t_{PZH}	Output			9.8	14.9	1.0	17.0	115		C _L = 50 pF
	Enable Time	5.0 ± 0.5		5.5	8.1	1.0	9.5	ns		C _L = 15 pF
				7.0	10.1	1.0	11.5	115		$C_L = 50 pF$
t _{PLZ}	3-STATE Output	3.3 ± 0.3		9.5	13.2	1.0	15.0	ns	$R_L = 1 k\Omega$	C _L = 50 pF
t_{PHZ}	Disable Time	5.0 ± 0.5		6.5	9.2	1.0	10.5	115		C _L = 50 pF
t _{OSLH}	Output to	3.3 ± 0.3			1.5		1.5	ns	(Note 4)	C _L = 50 pF
toshL	Output Skew	5.0 ± 0.5			1.0		1.0	ns		C _L = 50 pF
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Open	
C _{OUT}	Output Capacitance			6				pF	$V_{CC} = 5.0V$	
C _{PD}	Power Dissipation			27				pF	(Note 5)	
	Capacitance									

Note 4: Parameter guaranteed by design. $t_{OSLH} = |t_{PLH \; max} - t_{PLH \; min}|$; $t_{OSHL} = |t_{PHL \; max} - t_{PHL \; min}|$


Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8$ (per Latch). The total C_{PD} when n pcs. of the Latch operates can be calculated by the equation: C_{PD} (total) = 14 + 13n.

AC Operating Requirements


Symbol F	Parameter	v _{cc}	T _A = +25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
	Farameter	(V)	Min	Тур	Max	Min	Max	Units
t _W (H)	Minimum Pulse Width (LE)	3.3 ± 0.3	5.0			5.0		ns
		5.0 ± 0.5	5.0			5.0		115
t _S	Minimum Set-Up Time	3.3 ± 0.3	4.0			4.0		ns
		5.0 ± 0.5	4.0			4.0		115
t _H	Minimum Hold Time	3.3 ± 0.3	1.0			1.0		ns
		5.0 ± 0.5	1.0			1.0		113





20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)







0.09-0.20

0.6±0.1

-1.00

R0.09mir

SEE DETAIL A

DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.


DETAIL A

R0.09min

GAGE PLANE

MTC20REVD1

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com