FAIRCHILD

SEMICONDUCTOR

74VHC4040 12-Stage Binary Counter

General Description

The VHC4040 is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC4040 is a 12-stage counter which increments on the negative edge of the input clock and all outputs are reset to a low level by applying a logical high on the reset input. An input protection circuit insures that 0V to 7V can be applied to the inputs without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery

August 1993 Revised April 1999

backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Features


- High speed; $f_{MAX} = 210 \text{ MHz at } V_{CC} = 5V$
- **I** Low power dissipation: $I_{CC} = 4 \ \mu A \ (max)$ at $T_A = 25^{\circ}C$
- High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (min)
- Power down protection is provided on all inputs
- Wide operating voltage range: V_{CC} (opr) = 2V 5.5V
- Low noise: V_{OLP} = 0.8V (max)
- Pin and function compatible with 74HC4040

Ordering Code:

Order Number	Package Number						
74VHC4040M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow					
74VHC4040MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide					
74VHC4040N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide					

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Connection Diagram



Pin Descriptions

Pin Names	Description
Q ₀ -Q ₁₁	Flip-Flop Outputs
CP	Negative Edged Triggered Clock
MR	Master Reset

© 1999 Fairchild Semiconductor Corporation DS011641.prf



Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Voltage (V _{IN})	-0.5V to +7.0V
DC Output Voltage (V _{OUT})	–0.5V to V_{CC} + 0.5V
Input Diode Current (I _{IK})	–20 mA
Output Diode Current (I _{OK})	±20 mA
DC Output Current (I _{OUT})	±25 mA
DC V _{CC} /GND Current (I _{CC})	±75 mA
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C

Recommended Operating

Supply Voltage (V_{CC}) 2.0V to +5.5V Input Voltage (V_{IN}) 0V to +5.5V

Output Voltage (V _{OUT})	0V to V _{CC}
Operating Temperature (T _{OPR})	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time (t_r, t_f)	
$V_{CC}=3.3V\pm0.3V$	0 ~ 100 ns/V
$V_{CC}=5.0V\pm0.5V$	0 ~ 20 ns/V

74VHC4040

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

Symbol	Parameter	V_{CC} $T_A = 25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
		(V)	Min	Тур	Max	Min	Max	Units	Conditiona	
VIH	HIGH Level Input	2.0	1.50			1.50		V		
	Voltage	3.0 - 5.5	0.7 V _{CC}			0.7 V _{CC}		v		
VIL	LOW Level Input	2.0			0.50		0.50	V		
	Voltage	3.0 - 5.5			0.3 V _{CC}		0.3 V _{CC}	v		
V _{OH}	HIGH Level Output	2.0	1.9	2.0		1.9				$I_{OH} = -50 \ \mu A$
	Voltage	3.0	2.9	3.0		2.9				
		4.5	4.4	4.5		4.4		V	V _{IN} = V _{IH} or V _{IL}	
		3.0	2.58			2.48			0. 1	$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80				$I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level Output	2.0		0.0	0.1		0.1			$I_{OL} = 50 \ \mu A$
	Voltage	3.0		0.0	0.1		0.1			
		4.5		0.0	0.1		0.1	V	V _{IN} = V _{IH} or V _{II}	I _{OL} = 4 mA I _{OL} = 8 mA
		3.0			0.36		0.44		OI VIL	$I_{OL} = 4 \text{ mA}$
		4.5			0.36		0.44			$I_{OL} = 8 \text{ mA}$
I _{IN}	Input Leakage Current	0 - 5.5			±0.1		±1.0	μA	V _{IN} = 5.5V or GND	
I _{CC}	Quiescent Supply Current	5.5			4.0		40.0	μA	V _{IN} = V _{CC} or	GND


0
4
0
4
Ú
Т
>
4
r

AC Electrical Characteristics


Symbol	Parameter	V _{CC} (V)	T _A = +25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions
			Min	Тур	Max	Min	Max	Units	Conditions
t _{PLH}	Propagation Delay Time	3.3 ± 0.3		7.5	11.9	1.0	14.0	ns	$C_L = 15 \text{ pF}$
t _{PHL}	to Q ₁			10.0	15.4	1.0	17.5	ns	$C_L = 50 \text{ pF}$
		5.0 ± 0.5		4.8	7.3	1.0	8.5	ns	C _L = 15 pF
				6.3	9.3	1.0	10.5	115	$C_L = 50 \text{ pF}$
PLH	Propagation Delay Time	3.3 ± 0.3						ns	$C_L = 15 \text{ pF}$
t _{PHL}	between Stages from			2.4	4.4	1.0	5.0	115	$C_L = 50 \text{ pF}$
	Q _n to Q _{n+1}	5.0 ± 0.5						ns	$C_L = 15 \text{ pF}$
				1.6	3.1	1.0	3.5	113	$C_L = 50 \text{ pF}$
t _{PHL}	Propagation Delay Time	3.3 ± 0.3		8.3	12.8	1.0	15.0	ns	$C_L = 15 \text{ pF}$
	MR–Q _n			10.8	16.3	1.0	18.5	10	$C_L = 50 \text{ pF}$
		5.0 ± 0.5		5.6	8.6	1.0	10.0	ns	C _L = 15 pF
				7.1	10.6	1.0	12.0	10	$C_L = 50 \text{ pF}$
f _{MAX}	Maximum Clock	$\textbf{3.3}\pm\textbf{0.3}$	90	140		75		MHz	C _L = 15 pF
	Frequency		55	80		50		IVII 12	$C_L = 50 \text{ pF}$
		5.0 ± 0.5	150	210		125		MHz	C _L = 15 pF
			95	125		80			$C_L = 50 \text{ pF}$
C _{IN}	Input Capacitance			4	10		10	pF	$V_{CC} = Open$
C _{PD}	Power Dissipation Capacitance			21				pF	(Note 3)

AC Operating Requirements

Symbol	Parameter	V _{cc}	T _A =	25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	
	Falanelei	(V)	Тур	Guara	nteed Minimum		
t _w (L)	Minimum Pulse Width	3.3 ± 0.3		5.0	5.0		
t _w (H)	(CP)	5.0 ± 0.5		5.0	5.0	ns	
t _w (L)	Minimum Pulse Width	3.3 ± 0.3		5.0	5.0	20	
	(MR)	5.0 ± 0.5		5.0	5.0	ns	
t _{REC}	Minimum Removal Time	3.3 ± 0.3		5.0	5.0	20	
	(MR)	5.0 ± 0.5		5.0	5.0	ns	




74VHC4040



www.fairchildsemi.com

6



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.