8088

8-Bit Microprocessor CPU

iAPX86 Family

FINAL


- DISTINCTIVE CHARACTERISTICS
- 8-bit data bus, 16-bit internal architecture
- Directly addresses 1 Mbyte of memory
 Software compatible with 8086 CPU
- Software compatible with 8086 CPU
 Byte, word, and block operations
- 24 operand addressing modes


- Powerful instruction set
- Efficient high level language implementation
- Three speed options: 5MHz 8088
 - 8MHz 8088-2 10MHz 8088-1


GENERAL DESCRIPTION

The 8088 CPU is an 8-bit processor designed around the 8086 internal structure. Most functions of the 8088 are identical to the equivalent 8086 functions. The pinout is slightly different. The 8088 handles the external bus the same way the 8086 does, but it handles only 8 bits at a time. Sixteen-bit words are fetched or written in two consecutive bus cycles. Both processors will appear identical to the software engineer, with the exception of execution time.

The 8088 is made with N-channel silicon gate technology and is packaged in a 40-pin Plastic dip, CERDIP or Plastic Leaded Chip Carrier.








8088





			PIN DESCRIPTION criptions are for 8088 systems in either minimum or maximum mode. The "local bus" in multiplexed bus interface connection to the 8088 (without regard to additional bus buffers).
Pin No.*	Name	1/0	Description
9-16	AD7-AD0	1/0	Address Data Bus. These lines constitute the time multiplexed memory/IO address (T ₁) and data (T ₂ , T ₃ , T _W and T ₄) bus. These lines are active HIGH and float to three-state OFF during interrupt acknowledge and local bus "hold acknowledge."
39, 2-8	A ₁₅ -A ₈	0	Address Bus. These lines provide address bits 8 through 15 for the entire bus cycle (T ₁ -T ₄). These lines do no have to be latched by ALE to remain valid. A ₁₅ -A ₈ are active HIGH and float to 3-state OFF during interrup acknowledge and local bus "hold acknowledge."
35-38	A19/S6. A18/S5. A17/S4. A16/S3	0	Address/Status. During T ₁ , these are the four most significant address lines for memory operations. During I/C operations, these lines are LOW. During memory and I/O operations, status information is available on these lines during T ₂ , T ₃ , T ₄ and T ₄ . S ₅ is always LOW. The status of the interrupt enable flat bit (S ₅) is updated at the beginning of each clock cycle. S ₄ and S ₃ are encoded as shown. This information indicates which segment register is presently being used for data accessing.
			These lines float to three-state OFF during local bus "hold acknowledge."
			S ₄ S ₃ Characteristics
			0 (LOW) 0 Alternate Data
			0 1 Stack 1 (HIGH) 0 Code or None
	1		1 (HIGH) 0 Code or None 1 1 Data
			Se is 0 (LOW)
32	RD	0	Read. Read strobe indicates that the processor is performing a memory or I/O read cycle, depending on the stat of the IO/M pin or S2. This signal is used to read devices which reside on the 8088 local bus. RD is active LOV during T2, T3 and Tw of any read cycle and is guaranteed to remain HIGH in T2 until the 8088 local bus ha floated.
			This signal floats to 3-state OFF in "hold acknowledge."
22	READY		READY. The acknowledgment from the addressed memory or I/O device that it will complete the data transfer The RDY signal from memory or I/O is synchronized by the 8284 clock generator to form READY. This signal i active HIGH. The 8088 READY input is not synchronized. Correct operation is not guaranteed if the set-up and hold times are not met.
18	INTR	1	Interrupt Request. A level-triggered input which is sampled during the last clock cycle of each instruction tr determine if the processor should enter into an interrupt acknowledge operation. A suborotine is vectored to via a interrupt vector lookup table located in system memory. It can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH.
23	TEST	1	TEST. Input is examined by the "wait for test" instruction. If the TEST input is LOW, execution continues otherwise, the processor waits in an "idle" state. This input is synchronized internally during each clock cycle or the leading edge of CLK.
17	NMI	1	Non-Maskable Interrupt. An edge-triggered input which causes a type 2 interrupt. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from a LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized
21	RESET	1	RESET. Causes the processor to immediately terminate its present activity. The signal must be active HIGH for a least four clock cycles. It restarts execution, as described in the instruction set description, when RESET returns LOW, RESET is internally synchronized.
19	CLK	I	Clock. Provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.
40	Vcc	1	V _{CC} . The +5 V ±10% power supply pin.
1, 20	GND		GND. The ground pins.
33		1	Minimum/Maximum. Indicates what mode the processor is to operate in. The two modes are discussed in the following sections.
28	10/17	0	Status Line. An inverted maximum mode S ₂ , it is used to distinguish a memory access from an I/O access. IO/N becomes valid in the T ₄ preceding a bus cycle and remains valid until the final T ₄ of the cycle (I/O = HIGH M = LOW). Io/M floats to three-state OFF in Iocal bus "hold acknowledge."
29	ŴŔ	0	Write. Strobe indicates that the processor is performing a write memory or write I/O cycle, depending on the statt of the IO/M signal. WR is active for T_2 , T_3 and T_W of any write cycle. It is active LOW and floats to 3-state OFF in local bus "hold acknowledge."
24	INTA	0	INTA. Used as a read strobe for interrupt acknowledge cycles. It is active LOW during T2, T3 and Tw of each interrupt acknowledge cycle.
25	ALE	0	Address Latch Enable. Provided by the processor to latch the address into 8282/8283 address latch. It is a HIGP pulse active during clock low of T ₁ of any bus cycle. Note that ALE is never floated.
27	DT/Ħ	0	Data Transmit/Receive. Needed in a minimum system that desires to use an 8286/8287 data bus transceiver. It i used to control the direction of data flow through the transceiver. Logically DT/R is equivalent to S_1 in the maximum mode, and its timing is the same as for IO/M (T = HIGH, R = LOW.) This signal floats to three-state OFI in local bus "hold acknowledge."
26	DEN	0	Data Enable. Provided as an output enable for the 8286/8287 in a minimum system that uses the transceiver. DEN is active LOW during each memory and I/O access and for INTA cycles. For a read or INTA cycle, it is active from the middle of T ₄ until the middle of T ₄ . DEN floats to 3-state OFF during local bus "hold acknowledge."

31, 30 HOLD HLD/ 34 SSO 28-26 S ₂ . 3	DA	a T ₄ or T ₁ clockc c lines. After HOLD another cycle, it HOLD is not an a guarantee the se Status Line. Logic system to compl 10/M 1 (HIGH) 1 1 0 (LOW) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ycle. Si dete will age synchron-tu-p tim tu-p tim tu-p tim tu-p tim tu-p tim tu-p tim tu-p tim tu-p tim tu-p tu-p tu-p tu-p tu-p tu-p tu-p tu-p tu-p tu-p tu-p tu-p	multane cted as in drive nous in valent ti <u>\$\$50</u> 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1	ster is requesting a loca te "hold" request will is outs with the issuance of being LOW, the proces of the local bus and co- put. External synchronic ostation in the maximum me- current bus cycle is Characteristics Interrupt Acknowledge Read I/O port Write I/O port Halt Code Access Read memory Write memory Passive of T4, T1 and T2 and is status is used by the 82 52, S1 or S0 during T4 13 or TW is used to in te OFF during "hold a are active HIGH. After Characteristics Interrupt Acknowledge Read I/O Port Write I/O Port
		guarantee the se Status Line. Logic system to compi 10/M 1 (HIGH) 1 1 0 (LOW) 0 0 0 0 0 0 0 0 0 0 0 0 0	sive pt in the set of	e. ivalent 1 \$\$50 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	o SO in the maximum n he current bus cycle s Characteristics Interrupt Acknowledge Read I/O port Write I/O port Halt Code Access Read memory Write memory Passive of 14, 11 and 12 and is status is used by the 85 S2, S1 or S0 during 14 13 or Tw is used to in the OFF during "hold a are active HIGH. After Characteristics Interrupt Acknowledge Read I/O Port
		Status Line. Logic system to complexity IO/M 1 (HIGH) 1 1 0	sally equetely determined ot//F 0 1 0 1 0 1 1 0 1 1 1 0 1	valent i ccode ti	Characteristics Interrupt Acknowledge Read I/O port Write I/O port Halt Code Access Read memory Write memory Passive of T4, T1 and T2 and is status is used by the 62 S2, S1 or S0 during T4 T3 or TW is used to in are active HIGH. After Characteristics Interrupt Acknowledge Read I/O Port
28-26 \$ <u>2</u> . \$	2, Š1, Š0 O	IO/M 1 (HIGH) 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	DT/R 0 1 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1	SSO 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 1 0 0	Characteristics Interrupt Acknowledge Read I/O port Halt Code Access Read memory Write memory Passive of T4, T1 and T2 and is status is used by the 62 52, S1 or 50 during T4 T3 or Tw is used to in te OFF during "hold a are active HIGH. After Characteristics Interrupt Acknowledge Read I/O Port
28-26 \$ ₂ , 5	2. \$ <u>1.</u> \$ <u>0</u> O	1 (HIGH) 1 1 0 (LOW) 0	0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 1 1 0 1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	Interrupt Acknowledge Read I/O port Halt Code Access Read memory Write memory Passive of T ₄ , T ₁ and T ₂ and is status is used by the 62 S ₂ , S ₁ or S ₂ during T ₄ T ₃ or T _W is used to it are active HIGH. After Characteristics Interrupt Acknowledge Read I/O Port
28-26 <u>5</u> 2. 3	2. <u>5</u> 1. <u>5</u> 0 O	1 0	1 1 0 1	0 1 0 1 1 k high H. high H. high ate in vree-sta signals So 0 1 0	Read I/O port Write I/O port Halt Code Access Read memory Write memory Passive of T ₄ , T ₁ and T ₂ and is status is used by the 82 S ₂ , S ₁ or S ₀ during T ₄ T ₃ or T _w is used to in the OFF during "hold a are active HIGH. After Characteristics Interrupt Acknowledge Read I/O Port
26-26 <u>5</u> 2. 1	2. \$ <u>1.</u> \$ <u>0</u> 0	1 0	1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 1 1 k high H. This ate in vree-sta signals So 0	Halt Code Access Read memory Write memory Passive of T ₄ , T ₁ and T ₂ and is status is used by the 82 52, S1 or So during T ₄ T ₃ or T _W is used to it te OFF during ''hold a are active HIGH. After Characteristics Interrupt Acknowledge Read I/O Port
28-26 \$ <u>2</u> . 3	2. 5 1. 5 0 O	0 (LOW) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 0 1 k high H. This nge by ate in wree-sta signals So 0 1 0	Code Access Read memory Write memory Passive of T ₄ , T ₁ and T ₂ and is status is used by the 62 S ₂ , S ₁ or S ₀ during T ₄ T ₃ or T _W is used to in the OFF during "hold a are active HIGH. After Characteristics Interrupt Acknowledge Read I/O Port
28-26 \$ <u>2</u> . \$	2, Š ₁ , Š ₀ O	0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 0 0 1	1 0 1 k high H. This ge by ate in vree-sta signals So 0 1 0	Read memory Write memory Passive of T4, T1 and T2 and is status is used by the 62 52, S1 or S0 during T4 T3 or TW is used to in te OFF during "hold a are active HIGH. After Characteristics Interrupt Acknowledge Read I/O Port
28-26 \$ <u>2</u> . \$	2, Š ₁ , Š ₀ O	0 0 Status. Active du Tw when READV control signals. A return to the par- These signals fit becomes active, 52 0 (LOW) 0 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 k high H. This nge by ate in rree-sta signals So 0 1 0	Write memory Passive of T ₄ , T ₁ and T ₂ and is status is used by the 82 S ₂ , S ₁ or S ₀ during T ₄ T ₃ or T _W is used to in the OFF during 'hold a are active HIGH. After Characteristics Interrupt Acknowledge Read I/O Port
28-26 <u>\$</u> 2. 1	2, \$ <u>1,</u> \$ <u>0</u> O	0 Status. Active du Tw when READV control signals. A return to the par These signals fit becomes active. S2 0 (LOW) 0 0	1 ring cloc / is HIGI ny char ssive st bat to th these : 51 0 0 1	1 the high H. This hge by ate in hree-sta signals So 0 1 0	Passive of T4, T1 and T2 and is status is used by the 82 52, S1 or 50 during T4 T3 or Tw is used to in the OFF during "hold a are active HIGH. After Characteristics Interrupt Acknowledge Read I/O Port
28-26 \$ <u>2</u> . 3	2. š 1. š 0 O	Status. Active du Tw when READY control signals. A return to the par These signals fit becomes active, Sz 0 (LOW) 0	ring cloc is HIGH ny char ssive st bat to th these : 51 0 1	k high H. This nge by ate in nree-sta signals 50 0 1 1 0	of T ₄ , T ₁ and T ₂ and is status is used by the 8/ S ₂ , S ₁ or S ₀ during T ₄ T ₃ or T _W is used to in its OFF during ''hold a are active HIGH. After Characteristics Interrupt Acknowledge Read I/O Port
28-26 \$ <u>2</u> , \$	2, Š ₁ , Š ₀ O	Tw when HEAD's control signals. A return to the pair These signals fit becomes active, \$2 0 (LOW) 0 0 0	is HiGi sive st bat to these st S 1 0 0	H. This nge by ate in nree-sta signals So 0 1 1	status is used by the or 52, Si or 50, during 14, T3 or Tw is used to it ite OFF during "hold a are active HIGH. After Characteristics Interrupt Acknowledge Read I/O Port
		0 (LOW) 0 0	0 0 1	0 1 0	Interrupt Acknowledge Read I/O Port
		0	0	1	Acknowledge Read I/O Port
		0	1	0	Read I/O Port
		0	1	0	
		0	-		
	-		1 1	1	Halt
		1 (HIGH)	0	0	Code Access
		1	0	1_1_	Read Memory
		1	1	0	Write Memory
		1	1	1	Passive
31, 30 RG/ RG/		 RO/GT has an i 1. A pulse of on (pulse 1). 2. During a T₄ or that the 8088 CLK. The CPU same rules at 3. A pulse one C about to end Each master-ma after each bus If the request is cycle when all i 1. Request occi 2. Current cycle 3. Current cycle 4. A locked insi If the local bus 1. Local bus 1. Local bus 1. Local bus 	nternal (e CLK v T ₁ clock has allo l's bus in s for HC CLK wide and that ster exc exchange made we the folic urs on (b is not truction is Idle II be rei cle will	vide fro vide fro k cycle, wed the therface DLD/HL e from t the 8 the from t hange i e. Puls thile the wing c or befor the low the firs is not when t leased start wit	v bit of a word. st acknowledge of an currently executing. the request is made, t during the next clock. thin 3 clocks. Now the
29 LOC	OCK O	LOCK. Indicates (LOW). The LOC	that ot	her sys	tem bus masters are ne vated by the "LOCK" p at is active LOW and

8088

Powered by ICminer.com Electronic-Library Service CopyRight 2003

Pin No.*	Name	1/0	Description			
24, 25	QS ₁ , QS ₀	0	Queue Status. F valid during the	Provides sta CLK cycl	itus to allow external tracking of the intern e after which the queue operation is p	al 8088 instruction queue. The queue status i erformed.
			QS1	QS ₀	Characteristics	
			0 (LOW)	0	No Operation	
			0	1	First Byte of Opcode from Queue	
			1 (HIGH)	0	Empty the Queue	
		1			Subsequent Byte from Queue	

DETAILED DESCRIPTION

The 8088 Compared to the 8086

- The queue length is 4 bytes in the 8088; whereas, the 8086 queue contains 6 bytes, or three words. The queue was shortened to prevent overuse of the bus by the BIU when prefetching instructions. This was required because of the additional time necessary to fetch instructions 8 bits at a time.
- To further optimize the queue, the prefetching algorithm was changed. The 8088 BIU will fetch a new instruction to load into the queue each time there is a 1 byte hole (space available) in the queue. The 8086 waits until a 2-byte space is available.
- The internal execution time of the instruction set is affected by the 8-bit interface. All 16-bit fetches and writes from/to memory take an additional four clock cycles. The CPU is also limited by the speed of instruction fetches. This latter problem only occurs when a series of simple operations occurs. When the more sophisticated instructions of the 8088 are being used, the queue has time to fill and the execution proceeds as fast as the execution unit will allow.

The 8088 and 8086 are completely software compatible by virtue of their identical execution units. Software that is system dependent may not be completely transferable, but software that is not system dependent will operate equally as well on an 8088 or an 8086.

The hardware interface of the 8088 contains the major differences between the two CPUs. The pin assignments are nearly identical, however, with the following functional changes:

- A₈ A₁₅ These pins are only address outputs on the 8088. These address lines are latched internally and remain valid throughout a bus cycle in a manner similar to the 8085 upper address lines.
- BHE has no meaning on the 8088 and has been eliminated.
- SSO provides the SO status information in the minimum mode. This output occurs on pin 34 in minimum mode only. DT/R, IO/M, and SSO provide the complete bus status in minimum mode.
- IO/M has been inverted to be compatible with the MCS-85 bus structure.
- ALE is delayed by one clock cycle in the minimum mode when entering HALT, to allow the status to be latched with ALE.

I/O Addressing

In the 8088, I/O operations can address up to a maximum of 64K I/O registers. The I/O address appears in the same format as the memory address on bus lines $A_{15} - A_0$. The

address lines $A_{19} - A_{16}$ are zero in I/O operations. The variable I/O instructions, which use register DX as a pointer, have full address capability, while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space. I/O ports are addressed in the same manner as memory locations.

Designers familiar with the 8085 or upgrading an 8085 design should note that the 8085 addresses I/O with an 8-bit address on both halves of the 16-bit address bus. The 8088 uses a full 16-bit address of its lower 16 address lines.

Bus Operation

The 8088 address/data bus is broken into three parts — the lower eight address/data bus is $(AD_0 - AD_7)$, the middle eight address bits $(A_0 - AD_7)$. The address bits $(A_1 - A_1)$. The address/data bits and the highest four address bits are time multiplexed. This technique provides the most efficient use of pins on the processor, permitting the use of a standard 40 lead package. The middle eight address bits are not multiplexed; i.e., they remain valid throughout each bus cycle. In addition, the bus can be demultiplexed at the processor with a single address latch if a standard, non-multiplexed bus is desired for the system.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as T1, T2, T3 and T4. The address is emitted from the processor during T1 and data transfer occurs on the bus during T3 and T4. T2 is used primarily for changing the direction of the bus during read operations. In the event that a ''NOT READY'' indication is given by the addressed device, ''wait'' states (Tw) are inserted between T3 and T4. Each inserted ''wait'' state is of the same duration as a CLK cycle. Periods can occur between 8088 driven bus cycles. These are referred to as ''idle'' states (Ti) or inactive CLK cycles. The processor uses these cycles for internal housekeeping.

During T1 of any bus cycle, the ALE (address latch enable), signal is emitted (by either the processor or the 8288 bus controller, depending on the MN/\overline{MX} strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.

Status bits $\overline{S0}$, $\overline{S1}$, and $\overline{S2}$ are used by the bus controller, in maximum mode, to identify the type of bus transaction according to the following table:

₹2	₹ ₁	Ξ ₀	Characteristics	
0 (LOW)	0	0	Interrupt Acknowledge	
0	0	1 1	Read I/O	
0	1	0	Write I/O	
0	1	1	Halt	
1 (HIGH)	0	0	Instruction Fetch	
1	0	1	Read Data from Memory	
1	1	0	Write Data to Memory	
1	1	1	Passive (no bus cycle)	

Status bits S3 through S6 are multiplexed with high order address bits and are therefore valid during T2 through T4. S3 and S4 indicate which segment register was used for this bus cycle in forming the address according to the following table:

S4	S ₃	Characteristics
0 (LOW)	0	Alternate Data (extra segment)
0	1	Stack
1 (HIGH)	0	Code or None
1	1	Data

S5 is a reflection of the PSW interrupt enable bit. S6 is always equal to 0.

External Interface

Processor Reset and Initialization

Processor initialization or start up is accomplished with activation (HIGH) of the RESET jin. The 8088 RESET is required to be HIGH for greater than four clock cycles. The 8088 will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 7 clock cycles. After this interval the 8088 operates normally, beginning with the instruction in absolute location FFFF0H (see Figure 3). The RESET input is internally synchronized to the processor clock. At initialization, the HIGH to LOW transition of RESET must occur no sooner than 50 μ s after power up, to allow complete initialization of the 8088.

If INTR is asserted sooner than nine clock cycles after the end of RESET, the processor may execute one instruction before responding to the interrupt.

All three-state outputs float to three-state OFF during RESET. Status is active in the idle state for the first clock after RESET becomes active and then floats to three-state OFF.

Interrupt Operations

Interrupt operations fall into two classes: software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the instruction set description in the iAPX 88 book or the iAPX 86, 88 User's Manual. Hardware interrupts can be classified as nonmaskable or maskable.

Interrupts result in a transfer of control to a new program location. A 256 element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (see Figure 3), which are reserved for this purpose. Each element in the table is 4 bytes in size and corresponds to an interrupt "type." An interrupting device supplies an 8-bit type number, during the interrupt acknowledge sequence, which is used to vector through the appropriate element to the new interrupt service program location.

Non-Maskable Interrupt (NMI)

The processor provides a single non-maskable interrupt (NMI) pin which has higher priority than the maskable interrupt request (INTR) pin. A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW to HIGH transition. The activation of this pin causes a type 2 interrupt.

NMI is required to have a duration in the HIGH state of greater than two clock cycles but is not required to be synchronized to the clock. Any higher going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves (2 bytes in the case of word moves) of a block type instruction. Worst case response to NMI would be for multiply, divide and variable shift instructions. There is no specification on the occurrence of the low-going edge; it may occur before, during or after the servicing of NMI. Another high-going edge triggers another response if it occurs after the start of the NMI procedure. The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

Maskable Interrupt (INTR)

The 8088 provides a single interrupt request input (INTR) which can be masked internally by software with the resetting of the interrupt enable (IF) flag bit. The interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK. To be responded to, INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a block type instruction. During interrupt response sequence, further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt, or single step), although the FLAGS register which is automatically pushed onto the stack reflects the state of the processor prior to the interrupt. Until the old FLAGS register is restored, the enable bit will be zero unless specifically set by an instruction.


During the response sequence (see Figure 1), the processor executes two successive (back to back) interrupt acknowledge cycles. The 8088 emits the LOCK signal (maximum mode only) from T2 of the first bus cycle until T2 of the second. A local bus ''hold'' request will not be honored until the end of the second bus cycle. In the second bus cycle, a byte is fetched from the external interrupt system (e.g., 8259A PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table. An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. The interrupt return instruction includes a flags pop which returns the status of the original interrupt enable bit when it restores the flags.

HALT

When a software HALT instruction is executed, the processor indicates that it is entering the HALT state in one of two ways, depending upon which mode is strapped. In minimum mode, the processor issues ALE, delayed by one clock cycle, to allow the system to latch the halt status. Halt status is available on IO/M, DT/R and SSO. In maximum mode, the processor issues appropriate HALT status on SZ, ST and SO, and the 6288 bus controller issues one ALE. The 8088 will not leave the HALT state when a local bus hold is entered while in HALT. In this case, the processor reissues the HALT indicator at the end of the local bus hold. An interrupt request or RESET will force the 8088 out of the HALT state.

Read/Modify/Write (Semaphore) Operations via LOCK

The LOCK status information is provided by the processor when consecutive bus cycles are required during the execution of an instruction. This allows the processor to perform read/modify/write operations on memory (via the "exchange register with memory" instruction), without another system bus master receiving intervening memory cycles. This is useful in multiprocessor system configurations to accomplish "test and set lock" operations. The LOCK signal is activated (LOW) in the clock cycle following decoding of the LOCK prefix instruction. It is deactivated at the end of the last bus cycle of the instruction following the LOCK prefix. While LOCK is active, a request on a RO/GT pin will be recorded, and then honored at the end of the LOCK.



External Synchronization via TEST

As an alternative to interrupts, the 8088 provides a single software-testable input pin (TEST). This input is utilized by executing a WAIT instruction. The single WAIT instruction is repeatedly executed until the TEST input goes active (LOW). The execution of WAIT does not consume bus cycles once the queue is full.

If a local bus request occurs during WAIT execution, the 8088 three-states all output drivers. If interrupts are enabled, the 8088 will recognize interrupts and process them. The WAIT instruction is then refetched, and reexecuted.

Basic System Timing

In minimum mode, the MN/ $\overline{\text{MX}}$ pin is strapped to V_{CC} and the processor emits bus control signals compatible with the 8085 bus structure. In maximum mode, the MN/ $\overline{\text{MX}}$ pin is strapped to GND, and the processor emits coded status information, which the 8288 bus controller uses to generate MULTIBUS compatible bus control signals.

System Timing — Minimum System

The read cycle begins in T1 with the assertion of the address latch enable (ALE) signal. The trailing (low going) edge of this signal is used to latch the address information, which is valid on the address/data bus (AD0 - AD7) at this time, into the 8282/8283 latch. Address lines A8 through A15 do not need to be latched because they remain valid throughout the bus cycle. From T1 to T4 the IO/M signal indicates a memory or I/O operation. At T2 the address is removed from the address/data bus, and the bus goes to a high impedance state. The read control signal is also asserted at T2. The read (RD) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later, valid data will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again three-state its bus drivers. If a transceiver (8286/8287) is required to buffer the 8088 local bus, signals DT/R and DEN are provided by the 8088.

A write cycle also begins with the assertion of ALE and the emission of the address. The IO/M signal is again asserted to indicate a memory or I/O write operation. In T2, immediately following the address emission, the processor emits the data to be written into the addressed location. This data remains valid until at least the middle of T4. During T2, T3 and Tw, the processor asserts the write control signal. The write (WR) signal becomes active at the beginning of T2, as opposed to the read, which is delayed somewhat into T2 to provide time for the bus to float.

The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge (INTA) signal is asserted in place of the read (RD) signal and the address bus is floated (see Figure 1). In the second of two successive INTA cycles, a byte of information is read from the data bus, as supplied by the interrupt system logic (i.e., 8259A priority interrupt controller). This byte identifies the source (type) of the interrupt vector lookup table, as described earlier.

Bus Timing — Medium Complexity Systems

For medium complexity systems, the MN/MX pin is connected to GND and the 8288 bus controller is added to the system, as well as an 8282/8283 latch for latching the system address. and an 8286/8287 transceiver to allow for bus loading greater than the 8088 is capable of handling. Signals ALE, DEN and DT/R are generated by the 8288 instead of the processor in this configuration, although their timing remains relatively the same. The 8088 status outputs (S2, S1 and S0) provide type of cycle information and become 8288 inputs. This bus cycle information specifies read (code, data or I/O), write (data or I/O), interrupt acknowledge, or software halt. The 8288 thus issues control signals specifying memory read or write, I/O read or write or interrupt acknowledge. The 8288 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence, data is not valid at the leading edge of write. The 8286/8287 transceiver receives

the usual T and \overline{OE} inputs from the 8288's DT/ \overline{R} and \overline{DEN} outputs.

The pointer into the interrupt vector table, which is passed during the second INTA cycle, can derive from an 8259A located on either the local bus or the system bus. If the master 8289A priority interrupt controller is positioned on the local bus, a TTL gate is required to disable the 8286/8287 transceiver when reading from the master 8259A during the interrupt acknowledge sequence and software "poll."

Memory Organization

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is organized as a linear array of up to 1 million bytes, addressed as 00000(H) to FFFF(H). The memory is logically divided into code, data, extra data and stack segments of up to 64K bytes each, with each segment falling on 16-byte boundaries (see Figure 2).

All memory references are made relative to base addresses contained in high speed segment registers. The segment types were chosen based on the addressing needs of programs. The segment register to be selected is automatically chosen according to the rules of the following table. All information in one segment type share the same logical attributes (e.g., code or data). By structuring memory into relocatable areas of similar characteristics and by automatically selecting segment registers, programs are shorter, faster and more structured.




Figure 2. Memory Organization

Word (16-bit) operands can be located on even or odd address boundaries. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location. The BIU will automatically execute two fetch or write cycles for 16-bit operands.

Certain locations in memory are reserved for specific CPU operations (see Figure 3). Locations from addresses FFFF0H through FFFFFH are reserved for operations including a jump to the initial system initialization routine. Following RESET, the CPU will always begin execution at location FFFF0H where the jump must be located. Locations 0000H through 003FFH are reserved for interrupt operations. Four-byte pointers consisting of a 16-bit segment address and a 16-bit offset address direct program flow to one of the 256 possible interrupt service routines. The pointer elements are assumed to have been stored at their respective places in reserved memory prior to the occurrence of interrupts.

Minimum and Maximum Modes

The requirements for supporting minimum and maximum 8088 systems are sufficiently different that they cannot be done efficiently with 40 uniquely defined pins. Consequently, the 8088 is equipped with a strap pin (MN/MX) which defines the system configuration. The definition of a certain subset of the pins changes, dependent on the condition of the strap pin. When the MN/MX pin is strapped to GNO, the 8088 defines pins 24 through 31 and 34 in maximum mode. When the MN/MX pin is strapped to V_{CC}, the 8088 generates bus control signals itself on pins 24 through 31 and 34.





Figure 3. Reserved Memory Locations


Memory Reference Need	Segment Register Used	Segment Selection Rule
Instructions	CODE (CS)	Automatic with all instruction prefetch.
Stack	STACK (SS)	All stack pushes and pops. Memory references relative to BP base reg- ister except data references.
Local Data	DATA (DS)	Data references when: relative to stack, destination of string operation, or explicitly overridden.
External (Global) Data	EXTRA (ES)	Destination of string operations: Explicitly selected using a segment override.


The minimum mode 8088 can be used with either a multiplexed or demultiplexed bus. The multiplexed bus configuration is compatible with the MCS-85TM multiplexed bus peripherals (8155, 8156, 8355, 8755A, and 8185). This configuration (see Figure 4) provides the user with a minimum chip count system. This architecture provides the 8088 processing power in a highly integrated form.


The demultiplexed mode requires one latch (for 64K addressability) or two latches (for a full megabyte of addressing). A third latch can be used for buffering if the address bus loading requires it. An 8286 or 8287 transceiver can also be used if data bus buffering is required (see Figure 5). The 8088 provides DEN and DT/R to control the transceiver, and ALE to latch the addresses. This configuration of the minimum mode provides the standard demultiplexed bus structure with heavy bus buffering and relaxed bus timing requirements.

The maximum mode employs the 8288 bus controller (see Figure 6). The 8288 decodes status lines $\overline{S0}$, $\overline{S1}$ and $\overline{S2}$ and provides the system with all bus control signals. Moving the bus control to the 8288 provides better source and sink current capability to the control lines and frees the 8088 pins for extended large system features. Hardware lock, queue status and two request/grant interfaces are provided by the 8088 in maximum mode. These features allow co-processors in local bus and remote bus configurations.









ABSOLUTE MAXIMUM RATINGS

Storage Temperature-65 to +150°C Voltage on any Pin

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices Temperature (T _A)0 to +70°C Supply Voltage (V _{CC}) 8088 8088.1, 8088-2	
Industrial (I) Devices Temperature (T _A)40 to +85°C Supply Voltage (V _{CC}) 8088	
Military (M) Devices Temperature (Tc)	

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range (for APL, Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Cond	itions	Min	Max	Units
		COML: see I	Note 1	-0.5*	+ 0.8	v
Vilt	Input Low Voltage	MIL: V _{CC} = N	lin. & Max.	-0.5	+0.8	l v
		COML: see !	Notes 1 & 2	2.0	V _{CC} + 0.5*	v
ViHt	Input High Voltage	MIL: VCC = N	lin. & Max.	2.0	VCC + 0.5	¥
		COML: IOL =	2.0 mA			
VOL	Output Low Voltage	MIL: I _{OL} = 2. V _{CC} = N			0.45	v
_		COML: IOH =	-400 μA			
VOH	Output High Voltage	MIL: IOH = VCC = N		2.4		V V
lcc	Power Supply Current (Note 6)	MIL: T _C = 25	°C, V _{CC} = Max.		340	mA
		COML: 0 V ≤	«VIN «VCC		± 10	
iu	Input Leakage Current	MIL: $V_{CC} = h$ $V_{IN} = 5$.	11ах. 5 V & 0 V	- 10	10	μA
		COML: 0.45	V < VOUT < VCC		COML ±10	
ILOTT	Output Leakage Current	MIL: V _{CC} = N V _{OUT} =	Max. 5.5 V & 0.45 V	MIL - 10	MIL 10	μA
VCL	Clock Input Low Voltage			-0.5	+ 0.6	v
VCH	Clock Input High Voltage			3.9	V _{CC} + 1.0	V I
CIN	Capacitance of Input Buffer (All input except AD0-AD7, RQ/GT)	fc = 1 MHz			15	ρF
CIO	Capacitance of I/O Buffer (AD0-AD7, RQ/GT)	fc = 1 MHz			15	pF
			8088		340	
Icc	Power Supply Current	T _A = 25°C	8088-1, -2		350	mA
			P8088		250	ļ

Notes: 1. V_{IL} tested with MN/ \overline{MX} pin = 0 V; V_{IH} tested with MN/ \overline{MX} pin = 5 V; MN/ \overline{MX} is a strap pin.

2. Not applicable to RQ/GT0 and RQ/GT1 pins (pins 30 and 31).

3. Signal at 8284 or 8288 shown for reference only.

4. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.

5. Applies only to T3 and Wait states.

6. l_{CC} is measured while running a functional pattern with spec value l_{OL}/l_{OH} loads applied. * Guaranteed by design; not tested.

+ Group A, Subgroups 7 and 8 only are tested.

tt Group A, Subgroups 1 and 2 only are tested.


SWITCHING CHARACTERISTICS over COMMERCIAL operating range MINIMUM COMPLEXITY SYSTEM TIMING REQUIREMENTS

D	D	Test	80	88	808	38-2	808	8-1	
Parameter Symbol	Parameter Description	Conditions	Min	Max	Min	Max	Min	Max	Units
TCLCL	CLK Cycle Period		200	500	125	500	100	500	ns
TCLCH	CLK Low Time		118		68		53		ns
TCHCL	CLK High Time		69		44		39		ns
TCH1CH2	CLK Rise Time	From 1.0 to 3.5 V		10		10		10	ns
TCL2CL1	CLK Fall Time	From 3.5 to 1.0 V		10		10		10	ns
TDVCL	Data in Set-up Time		30		20		5		ns
TCLDX	Data in Hold Time		10		10		10		ns
TRIVCL	RDY Set-up Time into 8284 (See Notes 3, 4)		35		35		35		ns
TCLR1X	RDY Hold Time into 8284 (See Notes 3, 4)		0		0		0		ns
TRYHCH	READY Set-up Time into 8088		118		68		53		ns
TCHRYX	READY Hold Time into 8088		30		20		20		ns
TRYLCL	READY Inactive to CLK (See Note 5)		-8		-8		- 10		ns
THVCH	HOLD Set-up Time		35		20		20		ns
TINVCH	INTR, NMI, TEST Set-up Time (See Note 4)		30		15		15		ns
TILIH	Input Rise Time (Except CLK)	From 0.8 to 2.0 V		20		20		20	ns
TIHIL	Input Fall Time (Except CLK)	From 2.0 to 0.8 V		12		12		12	ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating range (continued) TIMING RESPONSES

-			8088	3	8088-	2	8088-	1	
Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Min	Max	Min	Max	Units
TCLAV	Address Valid Delay		10	110	10	60	10	50	ns
TCLAX	Address Hold Time		10		10		10		ns
TCLAZ	Address Float Delay		TCLAX	80	TCLAX	50	10	40	ns
TLHLL	ALE Width		TCLCH - 20		TCLCH - 10		TCLCH - 10		ns
TCLLH	ALE Active Delay			80		50		40	ns
TCHLL	ALE Inactive Delay			85		55		45	ns
TLLAX	Address Hold Time to ALE Inactive		TCHCL - 10		TCHCL - 10		TCHCL - 10		ns
TCLDV	Data Valid Delay		10	110	10	60	10	50	ns
TCHDX	Data Hold Time	1	10		10		10		ns
TWHDX	Data Hold Time After WR		TCLCH -30		TCLCH - 30		TCLCH - 25		ns
TCVCTV	Control Active Delay 1		10	110	10	70	10	50	ns
TCHCTV	Control Active Delay 2	C _L = 20-100 pF	10	110	10	60	10	45	ns
тсустх	Control Inactive Delay	for all 8088 Outputs (in addition	10	110	10	70	10	50	ns
TAZRL	Address Float to READ Active	to internal loads)	0		0		0		ns
TCLRL	RD Active Delay	1	10	165	10	100	10	70	ns
TCLRH	RD Inactive Delay	1	10	150	10	80	10	60	ns
TRHAV	RD Inactive to Next Address Active		TCLCL - 45		TCLCL - 40		TCLCL - 35		ns
TCLHAV	HLDA Valid Delay	1	10	160	10	100	10	60	ns
TRLRH	RD Width	1	2TCLCL - 75		2TCLCL - 50		2TCLCL -40		ns
TWLWH	WR Width	1	2TCLCL - 60		2TCLCL -40		2TCLCL -35		ns
TAVAL	Address Valid to ALE Low		TCLCH - 60		TCLCH - 40		TCLCH - 35		ns
TOLOH	Output Rise Time	From 0.8 to 2.0 V		20		20		20	ns
TOHOL	Output Fall Time	From 2.0 to 0.8 V		12		12		12	ns

8088



			8088 8		8088	-2	8088-1]
Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Min	Max	Min	Max	Units
TCLML	Command Active Delay (See Note 1)		10	35	10	35	10	35	ns
TCLMH	Command Inactive Delay (See Note 1)		10	35	10	35	10	35	ns
TRYHSH	READY Active to Status Passive (See Note 3)			110		65		45	ns
TCHSV	Status Active Delay		10	110	10	60	10	45	ns
TCLSH	Status Inactive Delay		10	130	10	70	10	55	ns
TCLAV	Address Valid Delay		10	110	10	60	10	50	ns
TCLAX	Address Hold Time		10		10		10		ns
TCLAZ	Address Float Delay		TCLAX	80	TCLAX	50	10	40	ns
TSVLH	Status Valid to ALE High (See Note 1)			15		15		15	ns
TSVMCH	Status Valid to MCE High (See Note 1)			15		15		15	ns
TCLLH	CLK Low to ALE Valid (See Note 1)			15		15		15	ns
TCLMCH	CLK Low to MCE High (See Note 1)			15		15		15	ns
TCHLL	ALE Inactive Delay (See Note 1)	C _L = 20-100 pF for all 8088		15		15		15	ns
TCLMCL	MCE Inactive Delay (See Note 1)	outputs (in addition to internal loads)		15		15		15	ns
TCLDV	Data Valid Delay	1	10	110	10	60	10	50	ns
TCHDX	Data Hold Time	1	10		10		10	T	ns
TCVNV	Control Active Delay (See Note 1)		5	45	5	45	5	45	ns
TCVNX	Control Inactive Delay (See Note 1)		10	45	10	45	10	45	ns
TAZRL	Address Float to Read Active		0		0		o		ns
TCLAL	RD Active Delay]	10	165	10	100	10	70	ns
TCLRH	RD Inactive Delay]	10	150	10	80	10	60	ns
TRHAV	RD Inactive to Next Address Active		TCLCL -45		TCLCL -40		TCLCL -35		ns
TCHDTL	Direction Control Active Delay (See Note 1)]		50		50		50	ns
тснотн	Direction Control Inactive Delay (See Note 1)]		30		30		30	ns
TCLGL	GT Active Delay]		85		50	0	45	ns
TCLGH	GT Inactive Delay]		85		50	0	45	កទ
TRLRH	RD Width]	2TCLCL - 75		2TCLCL -50		2TCLCL -40		ns
TOLOH	Output Rise Time	From 0.8 to 2.0 V		20	1	20		20	ns
TOHOL	Output Fall Time	From 2.0 to 0.8 V	T	12		12	1	12	T ns

2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.

3. Applies only to T2 state (8 ns into T3 state).

Г

			80	88	808	38-2	
Parameter Symbol	Parameter Description	Test Conditions (Note 6)	Min.	Max.	Min.	Max.	Unit
TCLCL	CLK Cycle Period (Note 11)		200	500	125	500	ns
TCLCH	CLK LOW Time		118		68		ns
TCHCL	CLK HIGH Time		69		44		ns
TCH1CH2	CLK Rise Time (Note 5)	From 1.0 to 3.5 V		10	ļ	10	ns
TCL2CL1	CLK Fall Time (Note 5)	From 3.5 to 1.0 V		10		10	ns
TDVCL	Data in Setup Time		30	ļ	20	·	ns
TCLDX	Data in Hold Time RDY Setup Time into 8284A		10 35		10 35		ns
TRIVCL	(Notes 1 & 2)						ns
TCLR1X	RDY Hold Time into 8284A (Notes 1 & 2)		0		0		ns
TRYHCH	READY Setup Time into 8088		118		68		ns
TCHRYX	READY Hold Time into 8088 READY Inactive to CLK		30		20	<u>+</u>	ns
TRYLCL	(Note 3)		-8		-8		ns
THVCH	HOLD Setup Time INTR, NMI, TEST Setup		35 30		20		ns
	Time (Note 2)		30		15		ns
TILIH	(Except CLK) (Note 5)	From 0.8 to 2.0 V		20		20	ns
TIHIL	Input Fall Time (Except CLK) (Note 5)	From 2.0 to 0.8 V		12		12	ns
Vo	$ \begin{array}{llllllllllllllllllllllllllllllllllll$						
7. Min 8. Ma 9. Tes 10. Tes 11. Tes VCi VIL	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	oniy. oniy.					
7. Min 8. Ma 9. Tes 10. Tes 11. Tes VCi VIL	kimum spec tested at V _{CC} Min. (4.5 V) ited at V _{CC} Max. (5.5 V) only. ited at V _{CC} Min. (4.5 V) only. it conditions for TCI CI Max are:	only. only.					
7. Min 8. Ma 9. Tes 10. Tes 11. Tes VCi VIL	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	only. only.					
8. Ma 9. Tes 10. Tes 11. Tes VC VIL	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	only. only.					

٦

			80	88	8088-2		
Parameter Symbol	Parameter Description	Test Conditions (Note 6)	Min.	Max.	Min.	Max.	Unit
TCLAV	Address Valid Delay		10	110	10	60	ns
TCLAX	Address Hold Time (Notes 7 & 8)	j t	10		10		ns
TCLAZ	Address Float Delay (Note 8)		10	80	10	50	ns
TLHLL	ALE Width (Note 10)		98		58		ns
TCLLH	ALE Active Delay (Note 8)]		80		50	ns
TCHLL	ALE Inactive Delay (Note 8)			85		55	ns
TLLAX	Address Hold Time to ALE Inactive (Note 7)		59		34		ns
TCLDV	Data Valid Delay (Note 8)		10	110	10	60	ns
TCHDX	Data Hold Time (Note 10)		10		10		ns
TWHDX	Data Hold Time After WR (Note 9)		88		38		ns
TCVCTV	Control Active Delay 1 (Note 8)	1 [10	110	10	70	ns
TCHCTV	Control Active Delay 2 (Note 8)	$C_{L} = 100 \text{ pF}$	10	110	10	60	ns
TCVCTX	Control Inactive Delay (Note 8)	for all 8088 Outputs (in addition	10	110	10	70	ns
TAZRL	Address Float to READ Active (Note 9)	to internal loads).	0		0		ns
TCLAL	RD Active Delay (Note 8)] [10	165	10	100	ns
TCLRH	RD Inactive Delay (Note 8)] [10	150	10	80	ns
TRHAV	RD Inactive to Next Address Active (Note 10)		155		85		ns
TCLHAV	HLDA Valid Delay (Note 8)		10	160	10	100	ns
TRLRH	RD Width (Note 10)		325		200		ns
TWLWH	WR Width (Note 10)		340		210		ns
TAVAL	Address Valid to ALE Low (Note 9)		58		28		ns
TOLOH	Output Rise Time (Note 9)	From 0.8 to 2.0 V		20		20	ns ns
3. 4 4. 4 5. h 6. \ 7. h 8. N 9. T 10. T	Solution requirement for asynchronous signal of the transformation of transformation of the transformation of transfo	ne Teradyne J941 tester. only.					

8088

Γ


arameter	Parameter	Test Conditions	8088		8088-2		
Symbol	Description	(Note 6)	Min.	Max.	Min.	Max.	Unit
TCLCL	CLK Cycle Period (Note 11)		200	500	125	500	ns
TCLCH	CLK LOW Time		118		68		ns
TCHCL	CLK HIGH Time		69		44		ns
TCH1CH2	CLK Rise Time (Note 5)	From 1.0 to 3.5 V		10		10	ns
TCL2CL1	CLK Fall Time (Note 5)	From 3.5 to 1.0 V		10		10	ns
TDVCL	Data in Setup Time		30		20		ns
TCLDX	Data in Hold Time		10		10		ns
TRIVCL	RDY Setup Time into 8284A (Notes 1 & 2)		35		35		ns
TCLR1X	RDY Hold Time into 8284A (Notes 1 & 2)		0		0		ns
TRYHCH	READY Setup Time into 8088		118		68		ns
TCHRYX	READY Hold Time into 8088		30	ļ	20		ns
TRYLCL	READY Inactive to CLK (Note 3)		- 8		-8		ns
TINVCH	Setup Time for Recognition (INTR, NMI, TEST (Note 2)		30		15		ns
TGVCH	RQ/GT Setup Time		30		15		ns
TCHGX	RQ Hold Time into 8086		40	t	30		ns
TILIH	Input Rise Time (Except CLK) (Note 5)	From 0.8 to 2.0 V		20		20	ns
TIHIL	Input Fall Time (Except CLK) (Note 5)	From 2.0 to 0.8 V		12		12	ns
3. Appl 4. Appl 5. Not 6. V _{CC} VIL VILC VOL	p requirement for asynchronous signal of es only to T3 and wait states. Test of the set of the state of the set of the state of the state of the set of t	ne Teradyne J941 tester.	at next CLI	к.			
3. Appi 4. Appi 5. Not 6. Vcc VIL VILC VOL 7. Minin 8. Maxi 9. Test 10. Test 11. Test Vcc VIL	es only to T3 and wait states.	ne Teradyne J941 tester.	at next CLI	к.			


SWITCHING CHARACTERISTICS over MILITARY operating range (continued) TIMING RESPONSES


	Parameter	Test Conditions	8088		8088-2			
	Parameter Description	(Note 6)	Min.	Max.	Min.	Max.	Unit	
TCLMH	Command Active Delay (Note 1)		10	35	10	35	ns	
	Command Inactive Delay (Note 1)		10	35	10	35	ns	
TRYHSH	READY Active to Status Passive (Note 4)			110		65	ns	
TCHSV	Status Active Delay (Notes 7 & 8)		10	110	10	60	ns	
TCLSH	Status Inactive Delay		10	130	10	70	ns	
TCLAV	Address Valid Delay		10	110	10	60	ns	
TCLAX	Address Hold Time		10		10		ns	
TCLAZ	Address Float Delay		10	80	10	50	ns	
TSVLH	Status Valid to ALE HIGH (Note 1)			15		15	ns	
TSVMCH	Status Valid to MCE HIGH (Note 1)			15		15	ns	
TCLLH	CLK LOW to ALE Valid (Note 1)	-		15		15	ns	
TCLMCH	CLK LOW to MCE HIGH (Note 1)			15		15	ns	
TCHLL	ALE Inactive Delay (Note 1)	C _L = 100 pF for all 8088 Outputs (In addition		15		15	ns	
TCLMCL	MCE Inactive Delay (Note 1)	to internal loads)	ļ	15		15	ns	
TCLDV	Data Valid Delay		10	110	10	60	ns	
TCHDX	Data Hold Time		10	ļ	10	ļ	ns	
TCVNV	Control Active Delay (Note 1)		5	45	5	45	ns	
TCVNX	Control Inactive Delay (Note 1)		10	45	10	45	ns	
TAZRL	Address Float to Read Active		0		0		ns	
TCLRL	RD Active Delay		10	165	10	100	ns	
TCLRH	RD Inactive Delay		10	150	10	80	ns	
TRHAV	RD Inactive to Next Address Active		155		85		ns	
TCHDTL	Direction Control Active Delay (Note 1)			50		50	ns	
тснотн	Direction Control Inactive Delay (Note 1)			30		30	ns	
TCLGL	GT Active Delay (Note 8)		L	110	L	50	ns	
TCLGH	GT Inactive Delay (Note 8)	4	L	85		50	ns	
TRLRH	RD Width		325	L	200		ns	
TOLOH	Output Rise Time Output Fall Time	From 0.8 to 2.0 V From 2.0 to 0.8 V		20	 	20	ns ns	


8088

Powered by ICminer.com Electronic-Library Service CopyRight 2003










8088



	8086/808 INSTRUCTION SET			
DATA TRANSFER				
NOV = Move	76543210	76543210	76543210	76543210
Register/memory to/from register	100010dw	mod reg r/m		
mmediate to register/memory	1100011w	mod 0 0 0 r/m	data	data if w = 1
mmediate to register	1011w reg	data	data if w = 1]
Memory to accumulator	101000w	addr-low	addr-high]
Accumulator to memory	1010001w	addr-low	addr-high]
Register/memory to segment register	10001110	mod 0 reg r/m		
Segment register to register/memory	10001100	mod 0 reg r/m		
PUSH = Push:				
Register/memory	11111111	mod 1 1 0 r/m		
Register	0 1 0 1 0 reg			
Segment register	0 0 0 reg 1 1 0			
POP = Pop:			1	
Register/memory	10001111	mod 0 0 0 r/m		
Register	0 1 0 1 1 reg			
Segment register	0 0 0 reg 1 1 1			
XCHG = Exchange:			ı	
Register/memory with register	1000011w	mod reg r/m]	
Register with accumulator	10010 reg			
IN = Input from:			1	
Fixed port	1110010w	port]	
Variable port	1110110w			
OUT = Output to:			,	
Fixed port	1110011w	port]	
Variable port	1110111w]		
XLAT = Transtate byte to AL	11010111		-	
LEA = Load EA to register	10001101	mod reg r/m	j	
LDS = Load pointer to DS	11000101	mod reg r/m		
LES = Load pointer to ES	11000100	mod reg r/m	J	
LANF = Load AH with flags	10011111			
SANF = Store AH into flags	10011110]		
PUSHF - Push flags	10011100			
POPF = Pop flags	10011101			

INS	TRUCTION SET SU	MARY (contin	nued)	
ARITHMETIC				
ADD = Add	76543210	76543210	76543210	76543210
Reg/memory with register to either	00000dw	mod reg r/m)	
Immediate to register / memory	10000sw	mod 0 0 0 r/m	data	data if s:w = 01
Immediate to accumulator	000010w	data	data if w = 1	
ADC = Add with carry:				
Reg/memory with register to either	000100dw	mod reg r/m		
Immediate to register/memory	10000sw	mod 0 1 0 r/m	data	data if s:w = 01
Immediate to accumulator	0001010w	data	data if w = 1	
INC = increment:				I
Register/memory	111111w	modi000r/m		
Register	01000 reg			
AAA = ASCII adjust for add	00110111			
DAA - Decimal adjust for add	00100111			
-		1		
SUB = Subtract:				
Reg/memory and register to either	001010dw	mod reg r/m		
Immediate from register/memory	10000sw	mod 1 0 1 r/m	data	data if s:w = 01
Immediate from accumulator	0010110w	data	data if w = 1	
SBB = Subtract with borrow:				
Reg/memory and register to either	000110dw	mod reg r/m		
Immediate from register/memory	10000sw	mod 0 1 1 r/m	data	data if s:w = 01
Immediate from accumulator	0001110w	data	data if w = 1	
DEC = Decrement:				
Register/memory	111111w	mod 0 0 1 r/m		
Register	0 1 0 0 1 reg			
NEG Change sign	1111011w	mod 0 1 1 r/m		
CMP = Compare:				
Register/memory with register	0011101w	mod reg r/m		
Register with register/memory	0011100w	mod reg r/m		
mmediate with register/memory	10000sw	mod 1 1 1 r/m	data	data if s:w = 01
mmediate with accumulator	0011110w	data	data if w = 1	
AAS ASCII adjust for subtract	00111111			
DAS Decimal adjust for subtract	00101111			
NUL Mulitiply (unsigned)	1111011w	mod 1 0 0 r/m		
MUL Integer multiply (signed):	1111011w	mod 1 0 1 r/m		
AM ASCII adjust for multiply	11010100	00001010		
DIV Divide (unsigned):	1111011w	mod 1 1 0 r/m		
DIV Integer divide (signed)	1111011w	mod 1 1 1 r/m		
AD ASCH adjust for divide	11010101	00001010		
CBW Convert byte to word	10011000			
CWD Convert word to double word				

8088

INSTRUCTION SET SUMMARY (continued)

LOGIC

NOT Invert					
SHL/SAL Shift logical/arithmetic left					
SHR Shift logical right					
SAR Shift arithmetic right					

- ROL Rotate left
- ROR Rotate right

RCL Rotate through carry flag left RCR Rotate through carry right

AND = And:

Reg/memory and register to either
Immediate to register/memory
Immediate to accumulator

TEST = And function to flags, no result:

Register/memory and register					
Immediate	data	and	register/memory		
Immediate	data	and	accumulator		

OR = Or:

Reg/memory and register to either						
immediate to register/memory						
Immediate to accumulator						

XOR = Exclusive or:

Reg/memory and register to either					
Immediate to register/memory					
Immediate to accumulator					

STRING MANIPULATION:

REP = Repeat	1111001z
MOVS - Move byte/word	1010010w
CMPS - Compare byte/word	1010011w
SCAS = Scan byte/word	1010111w
LODS - Load byte/wd to AL/AX	1010110w
STOS = Store byte/wd from AL/A	1010101w

76543210	76543210	76543210	76543210
1111011w	mod 0 1 0 r/m		
110100vw	mod 1 0 0 r/m		
110100vw	mod 1 0 1 r/m		
110100vw	mod 1 1 1 r/m		
110100vw	mod 0 0 0 r/m		
110100vw	mod 0 0 1 r/m]	
110100vw	mod 0 1 0 r/m]	
110100vw	mod 0 1 1 r/m)	

001000dw	mod reg r/m		
100000w	mod 1 0 0 r/m	data	data if w = 1
0010010w	data	data if w = 1	

1000010w	mod reg r/m		
1111011w	mod 0 0 0 r/m	data	data if w = 1
1010100w	data	data if w = 1]

000010dw	mod reg r/m		
100000w	mod 0 0 1 r/m	data	data if w = 1
0000110w	data	data if w = 1	

001100dw	mod reg r/m		
100000w	mod 1 1 0 r/m	data	data if w = 1
0011010w	data	data if w = 1]

8088

CALL = Call	76543210	76543210	76543210	76543210
Direct within segment	11101000	disp-low	disp-high)
indirect within segment	1111111	modi0 1 0 r/m		
Direct intersegment	10011010	offset-low	offset-high	1
		seg-low	seg-high	j
indirect intersegment	1111111	mod 0 1 1 r/m		
IMP = Unconditional jump:				
birect within segment	11101001	disp-low	disp-high	}
Direct within segment-short	11101011	disp		1
ndirect within segment	11111111	mod 1 0 0 r/m		
Direct intersegment	11101010	offset-low	offset-high	
		seg-low	seg-high	
ndirect intersegment	11111111	mod 1 0 1 r/m		I
RET = Return from CALL:			1	
ILI = Hetum from CALL: Vithin segment	11000011			
Vithin segment adding immediate to SP	11000010	data-low	data-high	I
ntersegment	11001011	Uala-IOW	Gata-riigh	
ntersegment adding immediate to SP	11001010	data-low	data-high	
E/JZ = Jump on equal/zero	01110100	disp	Guid thigh	
L/JNGE = Jump on less/not greater or equal	0111100	disp		
LE/JNG = Jump on less or equat/not greater	0111110	disp		
B/JNAE = Jump on below/not above or equal	01110010	disp		
BE/JNA = Jump on below or equal/not above	01110110	disp		
P/JPE = Jump on parity/parity even	01111010	disp		
O - Jump on overflow	01110000	disp		
S = Jump on sign	01111000	disp		
NE/JNZ - Jump on not equal/not zero	01110101	disp		
NL/JGE - Jump on not less/greater or equal	01111101	disp		
NLE/JG - Jump on not less or equal/greater	01111111	disp		
NB/JAE = Jump on not below/above or equal	01110011	disp		
NBE/JA = Jump on not below or equal/above	01110111	disp		
NP/JPO ≖ Jump on not par/par odd	01111011	d isp		
NO = Jump on not overflow	01110001	disp		
NS – Jump on not sign	01111001	disp		
OOP - Loop CX times	11100010	disp		
DOPZ/LOOPE = Loop while zero/equal	11100001	disp		
OOPNZ/LOOPNE - Loop while not zero/equal	11100000	disp		
CXZ = Jump on CX zero	11100011	disp		

7 6 5 4 3 2 1 0 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 0 0 1 1 1 0	7 6 5 4 3 2 1 0 type	76543210	7 6 5 4 3 2 1 0
1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0		76543210	76543210
11001100	type		
11001110			
11001111			
11111000	1		
11110101			
11111001			
11111100]		
1111101	1		
11111010	Í		
11111011			
11110100	ļ		
10011011			
11011xxx	mod x x x r/m]	
11110000			
	1 1 1 0 1 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 0 1 1 1 1 1 0 1 0 1 0 1 0 1 1 1 1 0 1 0 1 1 0 1 0 1 1 1 1 0 1 1 1	1 1 1 1 0 1 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 0 1 1 1 1 1 1 0 1 1 1 1 1 0 1 0 1 0 1 1 0 1 1 0 1 1 x x mod x x x r/m	1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 1 1 1 1 0 1 0 1 1 1 0 1 0 1 0 1 0 1 0 1 1 0 1 0 1 1 1 0 1 0 1 1 1 0 1 0 1 1 1 0 1 1 0 1

x = don't care z is used for string primitives for comparison with Z.F Flag.

SEGMENT OVERRIDE PREFIX

0	0	1	req	1	1	0

REG is assigned according to the following table:

<u>16-Bit (w = 1)</u>	8-Bit (w = 0)	Segment
000 AX	000 AL	00 ES
001 CX	001 CL	01 CS
010 DX	010 DL	10 SS
011 BX	011 BL	11 DS
100 SP	100 AH	
101 BP	101 CH	
110 SI	110 DH	
111 DI	111 BH	

Instructions which reference the flag register files as a 16-bit object use the symbol FLAGS to represent the file:

1-65

FLAGS = X:X:X:X:(OF):(DF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF)

8088

ES = Extra segment Above/below refers to unsigned value. Greater = more positive. Less = less positive (more negative) signed values if d = 1 then "to" reg; if d = 0 then "from" reg w = 1 then word instruction; if w = 0 then byte instruction

DISP follows 2nd byte of instruction (before data if required)

*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

absent if mod = 10 then DISP = disp-high: disp-low

If mode = 10 then Disk = disp-right, disp-to if r/m = 000 then EA = (BX) + (SI) + DISP if r/m = 010 then EA = (BX) + (D) + DISP if r/m = 010 then EA = (BP) + (D) + DISP if r/m = 101 then EA = (BP) + (D) + DISP if r/m = 101 then EA = (BP) + DISP if r/m = 111 then EA = (BP) + DISP if r/m = 111 then EA = (BX) + DISP

if mod = 11 then r/m is treated as a REG field if mod = 00 then DISP = 0 , disp-low and disp-high are absent if mod = 01 then DISP = disp-low sign-extended to 16-bits, disp-high is