## 500MHz Rail-to-Rail Amplifiers

The EL8102, EL8103 represent single rail-to-rail amplifiers with a -3 dB bandwidth of 500 MHz and slew rate of $600 \mathrm{~V} / \mu \mathrm{s}$. Running off a very low 5.6 mA supply current, the EL8102, EL8103 also feature inputs that go to 0.15 V below the $\mathrm{V}_{\mathrm{S}^{-}}$ rail.

The EL8102 includes a fast-acting disable/power-down circuit. With a 25 ns disable and a 200 ns enable, the EL8102 is ideal for multiplexing applications.

The EL8102, EL8103 are designed for a number of general purpose video, communication, instrumentation, and industrial applications. The EL8102 is available in 8 Ld SOIC and 6 Ld SOT-23 packages and the EL8103 is available in a 5 Ld SOT-23 package. All are specified for operation over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Ordering Information

| PART NUMBER | PART MARKING | PACKAGE | PKG. DWG. \# |
| :---: | :---: | :---: | :---: |
| EL8102IS | 8102IS | 8 Ld SOIC | MDP0027 |
| EL8102IS-T7 | 8102IS | 8 Ld SOIC | MDP0027 |
| EL8102IS-T13 | 8102IS | 8 Ld SOIC | MDP0027 |
| $\begin{aligned} & \text { EL8102ISZ } \\ & \text { (Note) } \end{aligned}$ | 8102ISZ | 8 Ld SOIC (Pb-free) | MDP0027 |
| $\begin{aligned} & \text { EL8102ISZ-T7 } \\ & \text { (Note) } \end{aligned}$ | 8102ISZ | 8 Ld SOIC (Pb-free) | MDP0027 |
| EL8102ISZ-T13 (Note) | 8102ISZ | 8 Ld SOIC (Pb-free) | MDP0027 |
| EL8102IW-T7 | 4 | 6 Ld SOT-23 | MDP0038 |
| EL8102IW-T7A | 4 | 6 Ld SOT-23 | MDP0038 |
| $\begin{aligned} & \text { EL8102IWZ-T7 } \\ & \text { (Note) } \end{aligned}$ | BAVA | 6 Ld SOT-23 (Pb-free) | MDP0038 |
| EL8102IWZ-T7A (Note) | BAVA | 6 Ld SOT-23 (Pb-free) | MDP0038 |
| EL8103IW-T7 | 5 | 5 Ld SOT-23 | MDP0038 |
| EL8103IW-T7A | 5 | 5 Ld SOT-23 | MDP0038 |
| EL8103IWZ-T7 (Note) | BAWA | 5 Ld SOT-23 (Pb-free) | MDP0038 |
| EL8103IWZ-T7A <br> (Note) | BAWA | 5 Ld SOT-23 (Pb-free) | MDP0038 |

*Please refer to TB347 for details on reel specifications.
NOTE: These Intersil Pb-free plastic packaged products employ special Pb -free material sets; molding compounds/die attach materials and 100\% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.

## Features

- $500 \mathrm{MHz}-3 \mathrm{~dB}$ bandwidth
- $600 \mathrm{~V} / \mu \mathrm{s}$ slew rate
- Low supply current $=5.6 \mathrm{~mA}$
- Supplies from 3V to 5.0V
- Rail-to-rail output
- Input to 0.15 V below $\mathrm{V}_{\mathrm{S}^{-}}$
- Fast 25 ns disable (EL8102 only)
- Low cost
- Pb-Free available (RoHS compliant)


## Applications

- Video amplifiers
- Portable/hand-held products
- Communications devices


## Pinouts

EL8102
(8 LD SOIC)
TOP VIEW


EL8102
(6 LD SOT-23)
TOP VIEW


EL8103
(5 LD SOT-23) TOP VIEW


| Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: |
| Supply Voltage from $\mathrm{V}_{\mathrm{S}^{+}}$to $\mathrm{V}_{\mathrm{S}^{-}}$ | . 5.5 V |
| Input Voltage | $\mathrm{V}_{\mathrm{S}^{+}}+0.3 \mathrm{~V}$ to $\mathrm{V}^{-}-0.3 \mathrm{~V}$ |
| Differential Input Voltage | 2 V |
| Continuous Output Current | 40 mA |

## Thermal Information

Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Curves Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Ambient Operating Temperature . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . $+125^{\circ} \mathrm{C}$ Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . . see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp

CAUTION:Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$
Electrical Specifications $\quad \mathrm{V}_{\mathrm{S}^{+}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}$ to $2.5 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=1$, Unless Otherwise Specified.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN (Note 1) | TYP | MAX <br> (Note 1) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OS }}$ | Offset Voltage |  | -8 | -0.8 | +8 | mV |
| $\mathrm{TCV}_{\text {OS }}$ | Offset Voltage Temperature Coefficient | Measured from $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | 3 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| IB | Input Bias Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -9 | -6 |  | $\mu \mathrm{A}$ |
| los | Input Offset Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 0.1 | 0.6 | $\mu \mathrm{A}$ |
| $\mathrm{TCl}_{\mathrm{OS}}$ | Input Bias Current Temperature Coefficient | Measured from $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | 2 |  | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ |
| CMRR | Common Mode Rejection Ratio | $\mathrm{V}_{\mathrm{CM}}=-0.15 \mathrm{~V}$ to +3.5 V | 70 | 95 |  | dB |
| CMIR | Common Mode Input Range |  | $\mathrm{V}_{\mathrm{S}^{--0.15}}$ |  | $\mathrm{V}_{\mathrm{S}^{+}}-1.5$ | V |
| $\mathrm{R}_{\mathrm{IN}}$ | Input Resistance | Common Mode |  | 3.5 |  | $\mathrm{M} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 0.5 |  | pF |
| AVOL | Open Loop Gain | $\mathrm{V}_{\text {OUT }}=+1.5 \mathrm{~V}$ to $+3.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to GND | 75 | 90 |  | dB |
|  |  | $\mathrm{V}_{\text {OUT }}=+1.5 \mathrm{~V}$ to $+3.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ to GND |  | 80 |  | dB |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{R}_{\text {OUT }}$ | Output Resistance | $A_{V}=+1$ |  | 30 |  | $\mathrm{m} \Omega$ |
| $\mathrm{V}_{\mathrm{OP}}$ | Positive Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ | 4.85 | 4.9 |  | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | 4.6 | 4.7 |  | V |
| $\mathrm{V}_{\mathrm{ON}}$ | Negative Output Voltage Swing | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 100 | 150 | mV |
|  |  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ |  | 25 | 50 | mV |
| lout | Linear Output Current |  |  | 65 |  | mA |
| $\mathrm{I}_{\text {SC }}$ (source) | Short Circuit Current | $\mathrm{R}_{\mathrm{L}}=10 \Omega$ | 70 | 80 |  | mA |
| $\mathrm{I}_{\text {SC }}$ (sink) | Short Circuit Current | $\mathrm{R}_{\mathrm{L}}=10 \Omega$ | 120 | 150 |  | mA |
| POWER SUPPLY |  |  |  |  |  |  |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}^{+}}=4.5 \mathrm{~V}$ to 5.5 V | 70 | 95 |  | dB |
| $\mathrm{I}_{\text {S-ON }}$ | Supply Current - Enabled |  |  | 5.6 | 6 | mA |
| $\mathrm{I}_{\text {S-OFF }}$ | Supply Current - Disabled |  |  | 30 |  | $\mu \mathrm{A}$ |
| ENABLE (EL8102 ONLY) |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{EN}}$ | Enable Time |  |  | 200 |  | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | Disable Time |  |  | 25 |  | ns |
| $\mathrm{V}_{\text {IH-ENB }}$ | ENABLE Pin Voltage for Power-up |  |  | 0.8 |  | V |
| $\mathrm{V}_{\text {IL-ENB }}$ | $\overline{\text { ENABLE }}$ Pin Voltage for Shut-down |  |  | 2 |  | V |

Electrical Specifications $\mathrm{V}_{\mathrm{S}^{+}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}$ to $2.5 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=1$, Unless Otherwise Specified. (Continued)

| PARAMETER | DESCRIPTION | CONDITIONS | MIN (Note 1) | TYP | MAX <br> (Note 1) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {IH-ENB }}$ | $\overline{\text { ENABLE }}$ Pin Input Current High |  |  | 8.6 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL-ENB }}$ | $\overline{\text { ENABLE }}$ Pin Input for Current Low |  |  | 0.01 |  | $\mu \mathrm{A}$ |

AC PERFORMANCE

| BW | -3dB Bandwidth | $A_{V}=+1, R_{F}=0 \Omega, C_{L}=5 p F$ |  | 500 | MHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $A_{V}=-1, R_{F}=1 \mathrm{k} \Omega, C_{L}=5 \mathrm{pF}$ |  | 140 | MHz |
|  |  | $A_{V}=+2, R_{F}=1 \mathrm{k} \Omega, C_{L}=5 \mathrm{pF}$ |  | 165 | MHz |
|  |  | $A_{V}=+10, R_{F}=1 \mathrm{k} \Omega, C_{L}=5 \mathrm{pF}$ |  | 18 | MHz |
| BW | $\pm 0.1 \mathrm{~dB}$ Bandwidth | $A_{V}=+1, R_{F}=0 \Omega, C_{L}=5 p F$ |  | 35 | MHz |
| Peak | Peaking | $A_{V}=+1, R_{L}=1 \mathrm{k} \Omega, C_{L}=5 \mathrm{pF}$ |  | 1 | dB |
| GBWP | Gain Bandwidth Product |  |  | 200 | MHz |
| PM | Phase Margin | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  | 55 | - |
| SR | Slew Rate | $\mathrm{A}_{\mathrm{V}}=2, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{~V}_{\text {OUT }}=0.5 \mathrm{~V}$ to 4.5 V | 500 | 600 | $\mathrm{V} / \mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time | $2.5 \mathrm{~V}_{\text {STEP, }}, 20 \%$ to $80 \%$ |  | 4 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | $2.5 \mathrm{~V}_{\text {STEP, }}, 20 \%$ to $80 \%$ |  | 2 | ns |
| OS | Overshoot | 200mV step |  | 10 | \% |
| $\mathrm{t}_{\text {PD }}$ | Propagation Delay | 200mV step |  | 1 | ns |
| $\mathrm{t}_{\mathrm{S}}$ | 0.1\% Settling Time | 200mV step |  | 15 | ns |
| dG | Differential Gain | $A_{V}=+2, R_{F}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 0.01 | \% |
| dP | Differential Phase | $A_{V}=+2, R_{F}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega$ |  | 0.01 | - |
| $\mathrm{e}_{\mathrm{N}}$ | Input Noise Voltage | $\mathrm{f}=10 \mathrm{kHz}$ |  | 12 | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| $\mathrm{i}_{\mathrm{N}}{ }^{+}$ | Positive Input Noise Current | $\mathrm{f}=10 \mathrm{kHz}$ |  | 1.7 | $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| $\mathrm{i}_{\mathrm{N}}{ }^{-}$ | Negative Input Noise Current | $\mathrm{f}=10 \mathrm{kHz}$ |  | 1.3 | $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |

NOTE:

1. Parts are $100 \%$ tested at $+25^{\circ} \mathrm{C}$. Over-temperature limits established by characterization and are not production tested.

## Pin Descriptions

| PIN |  |  |  |  |
| :---: | :---: | :---: | :--- | :--- |
| EL8102IS | EL8102IW |  | NAME |  |
| 1 |  |  | NC | Not connected |
| 2 | 4 | 4 | IN- | Inverting input |
| 3 | 3 | 3 | IN+ | Non-inverting input |
| 4 | 2 | 2 | VS- | Negative power supply |
| 5 | 1 | 1 | NC | Not connected |
| 6 | 6 | 5 | OUT | Amplifier output |
| 7 | 5 |  | VS+ | Positive power supply |
| 8 |  |  | $\overline{\text { ENABLE }}$ | Enable and disable input |

## Simplified Schematic Diagram



## Typical Performance Curves



FIGURE 1. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGE LEVELS


FIGURE 3. SMALL SIGNAL FREQUENCY RESPONSE FOR VARIOUS NON-INVERTING GAINS


FIGURE 2. SMALL SIGNAL FREQUENCY RESPONSE vs $R_{F}$ AND $R_{G}$


FIGURE 4. SMALL SIGNAL FREQUENCY RESPONSE FOR VARIOUS INVERTING GAINS

## Typical Performance Curves (Continued)



FIGURE 5. SMALL SIGNAL FREQUENCY RESPONSE FOR VARIOUS R ${ }_{\text {LOAD }}$


FIGURE 7. SMALL SIGNAL FREQUENCY RESPONSE vs $C_{L}$


FIGURE 9. OPEN LOOP GAIN AND PHASE vs FREQUENCY


FIGURE 6. SMALL SIGNAL FREQUENCY RESPONSE vs VARIOUS R Load


FIGURE 8. SMALL SIGNAL FREQUENCY RESPONSE FOR VARIOUS $\mathrm{C}_{\mathrm{L}}$


FIGURE 10. DISABLED OUTPUT ISOLATION FREQUENCY RESPONSE

## Typical Performance Curves (Continued)



FIGURE 11. POWER SUPPLY REJECTION RATIO vs FREQUENCY


FIGURE 13. OUPUT IMPEDANCE vs FREQUENCY


FIGURE 15. COMMON-MODE REJECTION RATIO vs FREQUENCY


FIGURE 12. SMALL SIGNAL BANDWIDTH vs SUPPLY VOLTAGE


FIGURE 14. SMALL SIGNAL PEAKING vs SUPPLY VOLTAGE


FIGURE 16. SUPPLY CURRENT vs SUPPLY VOLTAGE

## Typical Performance Curves (Continued)



FIGURE 17. HARMONIC DISTORTION vs OUTPUT VOLTAGE


FIGURE 19. HARMONIC DISTORTION vs FREQUENCY


2ns/DIV

FIGURE 21. LARGE SIGNAL TRANSIENT RESPONSE - RISING


FIGURE 18. HARMONIC DISTORTION vs LOAD RESISTANCE


FIGURE 20. VOLTAGE AND CURRENT NOISE vs FREQUENCY


FIGURE 22. LARGE SIGNAL TRANSIENT RESPONSE - FALLING

## Typical Performance Curves (Continued)



FIGURE 23. SMALL SIGNAL TRANSIENT REPONSE
$V_{S}=5 \mathrm{~V}, A_{V}=5, R_{L}=1 \mathrm{k} \Omega$ TO 2.5 V


FIGURE 25. OUTPUT SWING


CH1, CH2, 0.5V/DIV, $M=20 n s$
FIGURE 27. DISABLED RESPONSE

$2 \mu \mathrm{~s} / \mathrm{DIV}$

FIGURE 24. OUTPUT SWING


CH1, CH2, 1V/DIV, M=100ns

FIGURE 26. ENABLED RESPONSES


FIGURE 28. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## Typical Performance Curves (Continued)



FIGURE 29. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## Description of Operation and Application Information

## Product Description

The EL8102, EL8103 are wide bandwidth, single supply, low power and rail-to-rail output voltage feedback operational amplifiers. Both amplifiers are internally compensated for closed loop gain of +1 of greater. Connected in voltage follower mode and driving a $1 \mathrm{k} \Omega$ load, the EL8102, EL8103 have a -3dB bandwidth of 500 MHz . Driving a $150 \Omega$ load, the bandwidth is about 350 MHz while maintaining a $600 \mathrm{~V} / \mu \mathrm{s}$ slew rate. The EL8102 is available with a power-down pin to reduce power to $30 \mu \mathrm{~A}$ typically while the amplifier is disabled.

## Input, Output and Supply Voltage Range

The EL8102, EL8103 have been designed to operate with a single supply voltage from 3 V to 5.0 V . Split supplies can also be used as long as their total voltage is within 3 V to 5.0 V . The amplifiers have an input common mode voltage range from 0.15 V below the negative supply (VS- pin) to within 1.5 V of the positive supply ( $\mathrm{VS}+\mathrm{pin}$ ). If the input signal is outside the above specified range, it will cause the output signal to be distorted.

The output of the EL8102, EL8103 can swing rail-to-rail. As the load resistance becomes lower, the ability to drive close to each rail is reduced. For the load resistor $1 \mathrm{k} \Omega$, the output swing is about 4.9 V at a 5 V supply. For the load resistor $150 \Omega$, the output swing is about 4.6 V .

## Choice of Feedback Resistor and Gain Bandwidth Product

For applications that require a gain of +1 , no feedback resistor is required. Just short the output pin to the inverting input pin. For gains greater than +1 , the feedback resistor forms a pole with the parasitic capacitance at the inverting input. As this pole becomes smaller, the amplifier's phase margin is reduced. This causes ringing in the time domain
and peaking in the frequency domain. Therefore, $R_{F}$ has some maximum value that should not be exceeded for optimum performance. If a large value of $R_{F}$ must be used, a small capacitor in the few pF range in parallel with $R_{F}$ can help to reduce the ringing and peaking at the expense of reducing the bandwidth.

As far as the output stage of the amplifier is concerned, the output stage is also a gain stage with the load. $R_{F}$ and $R_{G}$ appear in parallel with $R_{L}$ for gains other than +1 . As this combination gets smaller, the bandwidth falls off.
Consequently, $\mathrm{R}_{\mathrm{F}}$ also has a minimum value that should not be exceeded for optimum performance. For a gain of +1 , $R_{F}=0$ is optimum. For the gains other than +1 , optimum response is obtained with $R_{F}$ between $300 \Omega$ to $1 k \Omega$.
The EL8102, EL8103 have a gain bandwidth product of 200 MHz . For gains $\geq 5$, its bandwidth can be predicted by the Equation 1:

Gain $\times$ BW $=200 \mathrm{MHz}$

## Video Performance

For good video performance, an amplifier is required to maintain the same output impedance and the same frequency response as DC levels are changed at the output. This is especially difficult when driving a standard video load of $150 \Omega$ because the change in output current with DC level. Special circuitry has been incorporated in the EL8102, EL8103 to reduce the variation of the output impedance with the current output. This results in dG and dP specifications of $0.01 \%$ and $0.01^{\circ}$, while driving $150 \Omega$ at a gain of 2 . Driving high impedance loads would give a similar or better dG and dP performance.

## Driving Capacitive Loads and Cables

The EL8102, EL8103 can drive 10pF loads in parallel with $1 \mathrm{k} \Omega$ with less than 5 dB of peaking at a gain of +1 . If less peaking is desired in applications, a small series resistor (usually between $5 \Omega$ to $50 \Omega$ ) can be placed in series with the
output to eliminate most peaking. However, this will reduce the gain slightly. If the gain setting is greater than 1, the gain resistor $R_{G}$ can then be chosen to make up for any gain loss which may be created by the additional series resistor at the output.

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, a back-termination series resistor at the amplifier's output will isolate the amplifier from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. Again, a small series resistor at the output can help to reduce peaking.

## Disable/Power-Down

The EL8102 can be disabled and its output placed in a high impedance state. The turn-off time is about 25 ns and the turn-on time is about 200ns. When disabled, the amplifier's supply current is reduced to $30 \mu \mathrm{~A}$ typically, thereby effectively eliminating the power consumption. The amplifier's power down can be controlled by standard TTL or CMOS signal levels at the $\overline{\text { ENABLE }}$ pin. The applied logic signal is relative to $V_{S^{-}}$pin. Letting the $\overline{\text { ENABLE }}$ pin float or applying a signal that is less than 0.8 V above $\mathrm{V}_{\mathrm{S}}$ - will enable the amplifier. The amplifier will be disabled when the signal at $\overline{\text { ENABLE }}$ pin is 2 V above $\mathrm{V}_{\mathrm{S}^{-}}$.

## Output Drive Capability

The EL8102, EL8103 do not have internal short circuit protection circuitry. They have a typical short circuit current of 80 mA sourcing and 150 mA sinking for the output is connected to half way between the rails with a $10 \Omega$ resistor. If the output is shorted indefinitely, the power dissipation could easily increase such that the part will be destroyed. Maximum reliability is maintained if the output current never exceeds $\pm 40 \mathrm{~mA}$. This limit is set by the design of the internal metal interconnections.

## Power Dissipation

With the high output drive capability of the EL8102, EL8103, It is possible to exceed the $+125^{\circ} \mathrm{C}$ absolute maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if the load conditions or package types need to be modified for the amplifier to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to Equation 2:
$P D_{\text {MAX }}=\frac{T_{\text {JMAX }}-T_{\text {AMAX }}}{\theta_{\text {JA }}}$

Where:
$\mathrm{T}_{\text {JMAX }}=$ Maximum junction temperature
$\mathrm{T}_{\text {AMAX }}=$ Maximum ambient temperature
$\theta_{\mathrm{JA}}=$ Thermal resistance of the package
The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

For sourcing, Equation 3:


For sinking, Equation 4:
$\mathrm{PD}_{\text {MAX }}=\mathrm{V}_{\mathrm{S} \times \mathrm{I}_{\text {SMAX }}+\left(\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\mathrm{S}^{-}}\right) \times \mathrm{I}_{\text {LOAD }}}$

Where:
$\mathrm{V}_{\mathrm{S}}=$ Total supply voltage
$I_{\text {SMAX }}=$ Maximum quiescent supply current
$\mathrm{V}_{\text {OUT }}=$ Maximum output voltage of the application
$R_{\text {LOAD }}=$ Load resistance tied to ground
$I_{\text {LOAD }}=$ Load current
By setting the two $P_{\text {MAX }}$ equations equal to each other, we can solve the output current and $\mathrm{R}_{\text {LOAD }}$ to avoid the device overheat.

## Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as short as possible. The power supply pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the $\mathrm{V}_{\mathrm{S}^{-}}$pin is connected to the ground plane, a single $4.7 \mu \mathrm{~F}$ tantalum capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor from $\mathrm{V}_{\mathrm{S}^{+}}$ to GND will suffice. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used. In this case, the VS- pin becomes the negative supply rail.

For good AC performance, parasitic capacitance should be kept to a minimum. Use of wire wound resistors should be avoided because of their additional series inductance. Use of sockets should also be avoided if possible. Sockets add parasitic inductance and capacitance that can result in compromised performance. Minimizing parasitic capacitance at the amplifier's inverting input pin is very important. The feedback resistor should be placed very close to the inverting input pin. Strip line design techniques are recommended for the signal traces.

## Typical Applications

## VIDEO SYNC PULSE REMOVER

Many CMOS analog to digital converters have a parasitic latch up problem when subjected to negative input voltage levels. Since the sync tip contains no useful video information and it is a negative going pulse, we can chop it off. Figure 30 shows a gain of 2 connections for EL8102, EL8103. Figure 31 shows the complete input video signal applied at the input, as well as the output signal with the negative going sync pulse removed.


FIGURE 30. SYNC PULSE REMOVER


FIGURE 31. VIDEO SIGNAL

## MULTIPLEXER

Besides the normal power-down usage, the $\overline{\text { ENABLE }}$ pin of the EL8102 can be used for multiplexing applications. Figure 32 shows two EL8102 with the outputs tied together, driving a back terminated $75 \Omega$ video load. A $2 \mathrm{~V}_{\mathrm{P}-\mathrm{p}} 2 \mathrm{MHz}$ sine wave is applied to Amp A and a $1 \mathrm{~V}_{\mathrm{P}-\mathrm{p}} 2 \mathrm{MHz}$ sine wave is applied to Amp B. Figure 33 shows the $\overline{\text { ENABLE }}$ signal and the resulting output waveform at $\mathrm{V}_{\text {OUT }}$. Observe the break-before-make operation of the multiplexing. Amp A is on and $\mathrm{V}_{\mathrm{IN1}}$ is passed through to the output when the $\overline{\text { ENABLE }}$ signal is low and turns off in about 25 ns when the $\overline{\text { ENABLE }}$ signal is high. About 200 ns later, Amp $B$ turns on and $V_{\text {IN } 2}$ is passed through to the output. The break-before-make operation ensures that more than one amplifier isn't trying to drive the bus at the same time.


FIGURE 32. TWO TO ONE MULTIPLEXER


FIGURE 33.

## SINGLE SUPPLY VIDEO LINE DRIVER

The EL8102 and EL8103 are wideband rail-to-rail output op amplifiers with large output current, excellent dG, dP, and low distortion that allow them to drive video signals in low supply applications. Figure 34 is the single supply non-inverting video line driver configuration and Figure 35 is the inverting video line driver configuration. The signal is AC coupled by $C_{1} . R_{1}$ and $R_{2}$ are used to level shift the input and output to provide the largest output swing. $R_{F}$ and $R_{G}$ set the $A C$ gain. $C_{2}$ isolates the virtual ground potential. $R_{T}$ and $R_{3}$ are the termination resistors for the line. $\mathrm{C}_{1}, \mathrm{C}_{2}$ and $\mathrm{C}_{3}$ are selected big enough to minimize the droop of the luminance signal.


FIGURE 34. 5V SINGLE SUPPLY NON INVERTING VIDEO LINE DRIVER


FIGURE 35. SINGLE SUPPLY INVERTING VIDEO LINE DRIVER


FIGURE 36. VIDEO LINE DRIVER FREQUENCY RESPONSE

## Small Outline Package Family (SO)



## MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)

| SYMBOL | INCHES |  |  |  |  |  |  | TOLERANCE | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SO-8 | SO-14 | $\begin{gathered} \text { SO16 } \\ (0.150 ") \end{gathered}$ | $\begin{gathered} \text { SO16 (0.300") } \\ \text { (SOL-16) } \end{gathered}$ | $\begin{gathered} \text { SO20 } \\ \text { (SOL-20) } \end{gathered}$ | $\begin{gathered} \text { SO24 } \\ \text { (SOL-24) } \end{gathered}$ | $\begin{gathered} \text { SO28 } \\ (\mathrm{SOL}-28) \end{gathered}$ |  |  |
| A | 0.068 | 0.068 | 0.068 | 0.104 | 0.104 | 0.104 | 0.104 | MAX | - |
| A1 | 0.006 | 0.006 | 0.006 | 0.007 | 0.007 | 0.007 | 0.007 | $\pm 0.003$ | - |
| A2 | 0.057 | 0.057 | 0.057 | 0.092 | 0.092 | 0.092 | 0.092 | $\pm 0.002$ | - |
| b | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | 0.017 | $\pm 0.003$ | - |
| c | 0.009 | 0.009 | 0.009 | 0.011 | 0.011 | 0.011 | 0.011 | $\pm 0.001$ | - |
| D | 0.193 | 0.341 | 0.390 | 0.406 | 0.504 | 0.606 | 0.704 | $\pm 0.004$ | 1,3 |
| E | 0.236 | 0.236 | 0.236 | 0.406 | 0.406 | 0.406 | 0.406 | $\pm 0.008$ | - |
| E1 | 0.154 | 0.154 | 0.154 | 0.295 | 0.295 | 0.295 | 0.295 | $\pm 0.004$ | 2, 3 |
| e | 0.050 | 0.050 | 0.050 | 0.050 | 0.050 | 0.050 | 0.050 | Basic | - |
| L | 0.025 | 0.025 | 0.025 | 0.030 | 0.030 | 0.030 | 0.030 | $\pm 0.009$ | - |
| L1 | 0.041 | 0.041 | 0.041 | 0.056 | 0.056 | 0.056 | 0.056 | Basic | - |
| h | 0.013 | 0.013 | 0.013 | 0.020 | 0.020 | 0.020 | 0.020 | Reference | - |
| N | 8 | 14 | 16 | 16 | 20 | 24 | 28 | Reference | - |

NOTES:
Rev. M 2/07

1. Plastic or metal protrusions of 0.006 " maximum per side are not included.
2. Plastic interlead protrusions of $0.010^{\prime \prime}$ maximum per side are not included.
3. Dimensions "D" and "E1" are measured at Datum Plane "H".
4. Dimensioning and tolerancing per ASME Y14.5M-1994

## SOT-23 Package Family



MDP0038
SOT-23 PACKAGE FAMILY

| SYMBOL | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: |
|  | SOT23-5 | SOT23-6 |  |
| A | 1.45 | 1.45 | MAX |
| A1 | 0.10 | 0.10 | $\pm 0.05$ |
| A2 | 1.14 | 1.14 | $\pm 0.15$ |
| b | 0.40 | 0.40 | $\pm 0.05$ |
| c | 0.14 | 0.14 | $\pm 0.06$ |
| D | 2.90 | 2.90 | Basic |
| E | 2.80 | 2.80 | Basic |
| E1 | 1.60 | 1.60 | Basic |
| e | 0.95 | 0.95 | Basic |
| e1 | 1.90 | 1.90 | Basic |
| L | 0.45 | 0.45 | $\pm 0.10$ |
| L1 | 0.60 | 0.60 | Reference |
| N | 5 | 6 | Reference |
| Nev. $2 / 07$ |  |  |  |

## NOTES:

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
3. This dimension is measured at Datum Plane " H ".
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
5. Index area - Pin \#1 I.D. will be located within the indicated zone (SOT23-6 only).
6. SOT23-5 version has no center lead (shown as a dashed line).

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

