

Bar Code Reader

Document Title

Bar Code Reader

Revision History

0.0 Initial issue June 5, 20	000 Preliminary
0.1 Change document title from "Bar Code Reader" to June 22, 2	2000
"8 Bit Microcontroller"	
Error correction:	
(1) Delete single-step operation description	
(2) Delete "the only exit from power down is a hardware	
reset" on page 32	
0.2 Modify 44L QFP package outline drawing and dimensions November	r 15, 2000
0.3 Modify PWM function January 1	7, 2001
(1) Add PWM3 delay control bits D0, D1 and D2	
(2) Add PWM4 output control bit PWM1.7	
0.4 Error correction: June 6, 20)01
Delete Functional Description	
0.5 Change document title from "8 Bit Microcontroller" to October 1	6, 2001
"Bar Code Reader"	
0.6 Modify AC, DC Electrical Characteristics: February	19, 2002
Add $3V \pm 10\%$ condition	
1.0 SFR Map address has some typewriting errors July 12, 20	002 Final
Modify DC and AC Electrical Characteristics	
Final version release	



Bar Code Reader

Features

- 80C32 CPU core
- Build in 64K byte OTP ROM
- Build in 8K byte external SRAM (0000H 1FFFH), can be disable by SFR
- Fully pin compatible with standard 8051 family interface
- Instruction set compatible with 8051 family
- Option frequency 4.5V-5.5V:0-40MHz, 2.7V-3.3V:0-16MHz
- Power saving operation: Idle is compatible with 8051 family Power down can be wake up by external interrupt
 Port0~Port3 with internal pull-up
- Port0~Port3 with internal pull-up
 Four channel PWM output for PLCC & QFP package
- Capture function with T2EX reversed mode
- Capture function with 12EX reversed inc
 Operation temperature: -10°C~70°C
- ESD > 3KV
- Double frequency selected by SFR

General Description

The AMIC A8351601 is a high-performance 8-bit microcontroller. It is compatible with the industry standard 80C52 microcontroller series.


The A8351601 contains a on chip 256 byte RAM, 64K byte OTP ROM, 8K byte external data SRAM, four 8-bit


bidirectional parallel ports, three 16-bit timer/counters, a serial port and six interrupt sources with two priority levels. The A8351601 has supports 64KB external data memory.



Pin Configurations


■ P-DIP






■ PLCC


QFP





Block Diagram







Pin Description

	Symbol				
Symbol	P-DIP	PLCC	QFP	I/O	Description
ALE	30	33	27	0	Address Latch Enable: Output pulse for latching the low byte of the address during an address to the external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory.
ĒĀ	31	35	29	I	External Access enable: \overrightarrow{EA} must be externally held low to enable the device to fetch code from external program memory locations 0000H to FFFFH. If \overrightarrow{EA} is held high, the device executes from internal program memory.
P0.0-P0.7	32-39	36-43	30-37	I/O	Port 0: Port 0 is an 8-bit bidirectional I/O port with internal pullups. Port 0 pins that have 1s written to them are pulled high by the internal pullups and can be used as inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory.
P1.0-P1.7	1-8	2-9	40-44	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. Port 1 pins that have 1s written to them are pulled high by the internal pullups and can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current because of the internal pullups. (See DC Characteristics: IIL). The Port 1 output buffers can sink/source four TTL inputs.
	1	2	40	I	T2 (P1.0): Timer/Counter 2 external count input.
	2	3	41	I	T2EX (P1.1): Timer/Counter 2 trigger input.
P2.0-P2.7	21-28	24-31	18-25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. Port 2 pins that have 1s written to them are pulled high by the internal pullups and can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current because of the internal pullups. (See DC Characteristics: IIL). Port 2 emits the high order address byte during fetches from external program memory and during accesses to external data memory that used 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pullups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ Ri [i = 0, 1]), Port 2 emits the contents of the P2 Special Function Register. Port 2 also receives the high-order bits and some control signals during ROM verification.





Pin Description (continued)

		Pin No.			
Symbol	P-DIP	PLCC	QFP	1/0	Description
P3.0-P3.7	10-17	11,13-19	5, 7-13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pullups. Port 3 pins that have 1s written to them are pulled high by the internal pullups and can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current because of the internal pullups. (See DC Characteristics: IIL). Port 3 also serves the special features of the A8351601, as listed below:
	10	11	5	I	RxD (P3.0): Serial input port.
	11	13	7	0	TxD (P3.1): Serial output port.
	12	14	8	I	INT0 (P3.2): External interrupt 0.
	13	15	9	I	INT1 (P3.3): External interrupt 1.
	14	16	10	I	T0 (P3.4): Timer 0 external input.
	15	17	11	I	T1 (P3.5): Timer 1 external input.
	16	18	12	0	WR (P3.6): External data memory write strobe.
	17	19	13	0	RD (P3.7): External data memory read strobe.
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from the external program memory, PSEN is activated twice each machine cycle except that two PSEN actives are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
RST	9	10	4	I	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device.
PWM1		1	39	0	Pulse width modulation 1 output.
PWM2		12	6	0	Pulse width modulation 2 output.
PWM3		23	17	0	(D2, D1, D0) controlled the delay time of PWM3 from 4 CLK to 11 CLK after PWM1 change.
PWM4		34	28	0	PWM1.7: 1 is PWM3/4096, 75% duty (3072 PWM3 cycle high, 1024 PWM3 cycle low)
					PWM1.7: 0 is PWM3/1024, 67% duty (2048 PWM3 cycle high, 1024 PWM3 cycle low)
XTAL1	19	21	15	I	Crystal 1: Input to the inverting oscillator and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator.
GND	20	22	16	I	Ground: 0V reference.
VCC	40	44	38	I	Power Supply: This is the power supply voltage for operation.



Operating Description

The detail description of the A8351601 included in this description are:


- Memory Map and Registers
- Timer/Counters
- Serial Interface
- Interrupt System
- Other Information

Memory Map and Registers

Memory

The A8351601 has separate address spaces for program and data memory. The program and data memory can be up to 64K bytes.

The A8351601 has 256 bytes of on-chip RAM, plus numbers of special function registers. The lower 128 bytes can be accessed either by direct addressing or by indirect addressing. The upper 128 bytes can be accessed by indirect addressing only. Figure 1 shows internal data memory organization and SFR Memory Map.



The lower 128 bytes of RAM can be divided into three segments as listed below.

- Register Banks 0-3: locations 00H through 1FH (32 bytes). The device after reset defaults to register bank 0. To use the other register banks, the user must select them in software. Each register bank contains eight 1byte registers R0-R7. Reset initializes the stack point to location 07H, and is incremented once to start from 08H, which is the first register of the second register bank.
- 2. Bit Addressable Area: 16 bytes have been assigned for this segment 20H-2FH. Each one of the 128 bits of this segment can be directly addressed (0-7FH). Each of the 16 bytes in this segment can also be addressed as a byte.
- 3. Scratch Pad Area: 30H-7FH are available to the user as data RAM. However, if the data pointer has been initialized to this area, enough bytes should be left aside to prevent SP data destruction.

Special Function Registers

The Special Function Registers (SFR's) are located in upper 128 Bytes direct addressing area. The SFR Memory Map in Figure 1 shows that.

F8								FF
F0	В							F7
E8								EF
E0	ACC							E7
D8								DF
D0	PSW							D7
C8	T2CON		RCAP2L	RCAP2H	TL2	TH2		CF
C0								C7
B8	IP							BF
B0	P3							B7
A8	IE							AF
A0	P2	ADD	PWM1	PWM2				A7
98	SCON	SBUF						9F
90	P1							97
88	TCON	TMOD	TL0	TL1	TH0	TH1		8F
80	P0	SP	DPL	DPH			PCON	87
	Bit							

Addressable

Figure 1. Internal Data Memory and SFR Memory Map

Not all of the addresses are occupied. Unoccupied addresses are not implemented on the chip. Read accesses to these addresses in general return random data, and write accesses have no effect.

User software should not write 1s to these unimplemented locations, since they may be used in future microcontrollers to invoke new features. In that case, the reset or inactive values of the new bits will always be 0, and their active values will be 1.

The functions of the SFRs are outlined in the following sections.

Accumulator (ACC)

ACC is the Accumulator register. The mnemonics for Accumulator-specific instructions, however, refer to the Accumulator simply as A.

B Register (B)

The B register is used during multiply and divide operations. For other instructions it can be treated as another scratch pad register.



Program Status Word (PSW). The PSW register contains program status information.

Stack Pointer (SP)

The Stack Pointer Register is eight bits wide. It is incremented before data is stored during PUSH and CALL executions. While the stack may reside anywhere in on-chip RAM, the Stack Pointer is initialized to 07H after a reset. This causes the stack to begin at location 08H.

Data Pointer (DPTR)

The Data Pointer consists of a high byte (DPH) and a low byte (DPL). Its function is to hold a 16-bit address. It may be manipulated as a 16-bit register or as two independent 8-bit registers.

Ports 0 To 3

P0, P1, P2, and P3 are the SFR latches of Ports 0, 1, 2, and 3, respectively.

Serial Data Buffer (SBUF)

The Serial Data Buffer is actually two separate registers, a transmit buffer and a receive buffer register. When data is moved to SBUF, it goes to the transmit buffer, where it is

PSW:

Program Status Word. Bit Addressable.

held for serial transmission. (Moving a byte to SBUF initiates the transmission.) When data is moved from SBUF, it comes from the receive buffer.

Timer Registers

Register pairs (TH0, TL0), (TH1, TL1), and (TH2, TL2) are the 16-bit Counter registers for Timer/Counters 0, 1, and 2, respectively.

Capture Registers

The register pair (RCAP2H, RCAP2L) are the Capture registers for the Timer 2 Capture Mode. In this mode, in response to a transition at the A8351601's T2EX pin, TH2 and TL2 are copied into RCAP2H and RCAP2L. Timer 2 also has a 16-bit auto-reload mode, and RCAP2H and RCAP2L hold the reload value for this mode.

Control Registers

Special Function Registers IP, IE, TMOD, TCON, T2CON, SCON, and PCON contain control and status bits for the interrupt system, the Timer/Counters, and the serial port. They are described in later sections of this chapter. The detail description of each bit is as follows:

7	6	5	4	3	2	1	0
CY	AC	F0	RS1	RS0	OV	-	Р
Register D	escription:						
CY	PSW.7	Carry flag.					
AC	PSW.6	Auxiliary carry	flag.				
F0	PSW.5	Flag 0 availab	le to the user fo	r general purpo	se.		
RS1	PSW.4	Register bank	selector bit 1. (1)			
RS0	PSW.3	Register bank	selector bit 0. (1)			
OV	PSW.2	Overflow flag.					
-	PSW.1	Usable as a g	eneral purpose	flag			
Р	PSW.0	Parity flag. Se "1" bits in the		ware each instru	uction cycle to in	ndicate an odd/	even number of

Note:

1. The value presented by RS0 and RS1 selects the corresponding register bank.

RS1	RS0	Register Bank	Address
0	0	0	00H-07H
0	1	1	08H-0FH
1	0	2	10H-17H
1	1	3	18H-1FH



PCON:

Power Control Register. Not Bit Addressable.

7	6	5	4	3	2	1	0
SMOD	-	-	-	GF1	GF0	PD	IDL
Register De	scription:						
SMOD	Double baud ra the serial port i			enerate baud rate	e and SMOD=1,	the baud rate is	s doubled when
-	Not implement	ed, reserve for	future use. (1)				
-	Not implement	ed, reserve for	future use. (1)				
-	Not implement	ed, reserve for	future use. (1)				
GF1	General purpo	se flag bit.					
GF0	General purpo	se flag bit.					
PD	Power-down bi	t. Setting this b	it activates pov	ver-down operati	on in the A8351	601.	
IDL	Idle mode bit. S at the same tin			ode operation in	the A8351601.	If 1s are writter	n to PD and IDL

Note:

1. User software should not write 1s to reserved bits. These bits may be used in future products to invoke new features.

IE

Interrupt Enable Register. Bit Addressable.

7	6	5	4	3	2	1	0
EA	-	ET2	ES	ET1	EX1	ET0	EX0
Register Des	cription:						
EA	IE.7					edged. If EA=1, ng its enable bit.	each interrupt
-	IE.6	Not implement	ed, reserve for	future use. (5)			
ET2	IE.5	Enables or disa	ables timer 2 ov	verflow interrupt.			
ES	IE.4	Enable or disa	ble the serial po	ort interrupt.			
ET1	IE.3	Enable or disa	ble the timer 1	overflow interrup	ot.		
EX1	IE.2	EX1 IE.2 Enab	le or disable ex	ternal interrupt ?	1.		
ET0	IE.1	Enable or disa	ble the timer 0	overflow interrup	ot.		
EX0	IE.0	Enable or disa	ble external inte	errupt 0.			

Note:

To use any of the interrupts in the 80C51 Family, the following three steps must be taken:

1. Set the \overline{EA} (enable all) bit in the IE register to 1.

2. Set the corresponding individual interrupt enable bit in the IE register to 1.

3. Begin the interrupt service routine at the corresponding Vector Address of that interrupt (see below).

Interrupt Source	Vector Address
IE0	0003H
TF0	000BH
IE1	0013H
TF1	001BH
RI & TI	0023H
TF2 and EXF2	002BH

4. In addition, for external interrupts, pins INTO and INT1 (P3.2 and P3.3) must be set to 1, and depending on whether the interrupt is to be level or transition activated, bits ITO or IT1 in the TCON register may need to be set to 0 or 1. ITX = 0 level activated (X = 0, 1)

ITX = 1 transition activated

5. User software should not write 1s to reserved bits. These bits may be used in future products to invoke new features.



IP:

Interrupt Priority Register. Bit Addressable.

7	6	5	4	3	2	1	0	
-	-	PT2	PS	PT1	PX1	PT0	PX0	
Register Description:								
-	IP.7	Not implement	ed, reserve for	future use (3)				
-	IP.6	Not implement	ed, reserve for	future use (3)				
PT2	IP.5	Defines Timer	2 interrupt prio	rity level				
PS	IP.4	Defines Serial	Port interrupt p	priority level				
PT1	IP.3	Defines Timer	1 interrupt prio	rity level				
PX1	IP.2	Defines Extern	al Interrupt 1 p	riority level				
PT0	IP.1	Defines Timer	Defines Timer 0 interrupt priority level					
PX0	IP.0	Defines Extern	Defines External Interrupt 0 priority level					

Notes:

- 1. In order to assign higher priority to an interrupt the corresponding bit in the IP register must be set to 1. While an interrupt service is in progress, it cannot be interrupted by a lower or same level interrupt.
- 2. Priority within level is only to resolve simultaneous requests of the same priority level. From high to low, interrupt sources are listed below:
- IE0 > TF0 > IE1 > TF1 > RI or TI > TF2 or EXF2
- 3. User software should not write 1s to reserved bits. These bits may be used in future products to invoke new features.

TCON:

Timer/Counter Control Register. Bit Addressable.

7	6	5	4	3	2	1	0
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
Register De	escription:						
TF1	IP.7			nardware when t			
		Cleared by har	dware as proce	ssor vectors to t	he interrupt ser	vice routine.	
TR1	IP.6	Timer 1 run co	ntrol bit. Set/Cl	eared by softwa	re to turn Timer	Counter 1 ON	/OFF.
TF0	IP.5			hardware when			5.
		Cleared by ha	rdware as proce	essor vectors to	the interrupt se	rvice routine.	
TR0	IP.4	Timer 0 run co	ontrol bit. Set/Cl	eared by softwa	re to turn Timer	Counter 0 ON	/OFF.
IE1	IP.3					he External l	nterrupt edge is
		detected. Clea	red by hardwar	e when interrup	t is processed.		
IT1	IP.2			et/Cleared by so	oftware specify	falling edge/lo	w level triggered
		External Interr	upt.				
IE0	IP.1					he External li	nterrupt edge is
		detected. Clea	red by hardwar	e when interrupt	is processed.		
IT0	IP.0	Interrupt 0 typ	e control bit. S	et/Cleared by so	oftware specify	falling edge/lo	w level triggered
		External Interr	upt.			-	

TMOD:

Timer/Counter Mode Control Register. Not Bit Addressable.

	Tim	er 1		Timer 0				
GATE	C/T	M1	MO	GATE	C/T	M1	MO	
GATE		When TRx (in TCON) is set and GATE=1, TIMER/COUNTERx will run only while INTx pin is high (hardware control). When GATE=0, TIMER/COUNTERx will run only while TRx=1 (software control).						
C/Ŧ		Timer or Counter selector. Cleared for Timer operation (input from internal system clock). Set for Counter operation (input from Tx input pin).						
M1	Mode selector bit. (1)							
MO	Mode selector	bit. (1)						



Note 1:

M1	MO	Operating mode
0	0	Mode 0. (13-bit Timer)
0	1	Mode 1. (16-bit Timer/Counter)
1	0	Mode 2. (8-bit auto-load Timer/Counter)
1	1	Mode 3. (Splits Timer 0 into TL0 and TH0. TL0 is an 8-bit Timer/
		Counter controller by the standard Timer 0 control bits. TH0 is an
		8-bit Timer and is controlled by Timer 1 control bits.)
1	1	Mode 3. (Timer/Counter 1 stopped).

SCON:

Serial Port Control Register. Bit Addressable.

7	6	5	4	3	2	1	0			
SM0	SM1	SM2	REN	TB8	RB8	TI	RI			
Register De	escription:									
SM0	SCON.7	Serial port mo	de specifically.	(1)						
SM1	SCON.6	Serial port mo	de specifically.	(1)						
SM2	SCON.5	is set to 1 the	hable the multiprocessor communication feature in mode 2 and 3. In mode 2 or 3, if SM2 set to 1 then RI will not be activated if the received 9 th data bit (RB8) is 0. In mode 1, if M2=1 then RI will not be activated if valid stop bit was not received. In mode 0, SM2 hould be 0. et/Cleared by software to Enable/Disable reception.							
REN	SCON.4	Set/Cleared b	y software to Er	hable/Disable re	ception.					
TB8	SCON.3	The 9th bit the	at will be transm	itted in mode 2 a	and 3. Set/Cleare	ed by software.				
RB8	SCON.2			e 9th data bit th . In mode 0, RB	at was received. 8 is not used.	In mode 1, if	SM2=0, RB8 is			
TI	SCON.1				ne end of the 8th Must be cleared I		ode 0, or at the			
RI	SCON.0				e end of the 8th des (except see					

Note:

SM0	SM1	MODE	Description	Baud rate
0	0	0	Shift register	Fosc/12
0	1	1	8-bit UART	Variable
1	0	2	9-bit UART	Fosc/64 or Fosc/32
1	1	3	9-bit UART	Variable

T2CON:

Timer/Counter 2 Control Register. Bit Addressable.

7	6	5	4	3	2	1	0
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
Register De	escription:						
TF2	T2CON.7	Timer 2 overfle either RCLK = 1		hardware and cl	leared by soft	ware. TF2 canr	not be set when
EXF2	T2CON.6	on T2EX, and	EXEŇ2 = 1. W	en either a captur hen Timer 2 inter t routine. EXF2 m	rupt is enabled	d, EXF2 = 1 caι	
RCLK	T2CON.5			t, causes the Ser nd 3. RCLK = 0			
TCLK	T2CON.4			it, causes the Ser nd 3. TCLK = 0 c			



T2CON: (continued)

7	6	5	4	3	2	1	0
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
Register Des	scription:						
EXEN2	T2CON.3		tion on T2EX i	When set, allow f Timer 2 is not b nts at T2EX.			
TR2	T2CON.2	Software STAF	RT/STOP contr	ol for Timer 2. A	logic 1 starts th	e Timer.	
$C/\overline{T_2}$	T2CON.1	Timer or Coun edge).	ter select. 0 =	Internal Timer. 1	= External Eve	ent Counter (trig	gered by falling
CP/RL2	T2CON.0	=1. When clear at T2EX when	red, auto-reloa EXEN2=1. Wh	set, captures occ ads occur either v en either RCLK= mer 2 overflow.	with Timer 2 or	verflows or neg	ative transitions

Notes:

Timer 2 Operating Modes

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-Bit Auto-Reload
0	1	1	16-Bit Capture
1	Х	1	Baud Rate Generator

ADD(A1H):

Extra Additional Register. Not Bit Addressable.

7	6	5	4	3	2	1	0				
-	-	Delay2	Delay1	Delay0	T2EXREV	DF	RAMDIS				
Register Desc	cription:										
- Not implemented, reserve for future use.											
-	Not implemented, reserve for future use.										
D2	PWM3 delay control bit.										
D1	PWM3 delay control bit.										
D0	PWM3 delay c	ontrol bit.									
T2EXREV	T2EX reverse	control bit. Set/0	Cleared by softv	vare specify T2E	X pin reverse/n	o reverse.					
DF	Double system	n frequency cont	rol bit. Set/Clea	red by software	specify Xtal free	quency *2 / Xtal	frequency.				
RAMDIS				ol bit. Set/Cleare	d by software s	pecify					
	Enable/disable build in 8K bytes SRAM.										

Bit <5:3>	0	1	2	3	4	5	6	7
Delay	4 CLK	5 CLK	6 CLK	7 CLK	8 CLK	9 CLK	10 CLK	11 CLK

(D2, D1, D0) controlled the delay time of PWM3 after PWM1 change.




PWM1:

Pulse Width Modulation 1 Register. Not Bit Addressable.

7	6	5	4	3	2	1	0			
-	PWM1.6	PWM1.6 PWM1.5 PWM1.4 PWM1.3 PWM1.2 PWM1.1								
Register Des	scription:									
PWM1.7 PWM4 output control. Set/Clear by specify 75% duty/67% duty.										
PWM1.6	PWM1 frequency control bit. Set/Cleared by specify half/normal PWM1 frequency.									
PWM1.5	PWM1 cycle control bit.									
PWM1.4	PWM1 cycle c	ontrol bit.								
PWM1.3	PWM1 cycle c	ontrol bit.								
PWM1.2	PWM1 cycle p	ositive edge wid	th control bit.							
PWM1.1	PWM1 cycle positive edge width control bit.									
PWM1.0	PWM1 cycle positive edge width control bit.									

Note:



Xtal frequency = 14.7456MHz

	Bit<5:3>	0	1	2	3	4	5	6	7
	T1	1.017us	1.695us	2.373us	3.051us	3.729us	4.407us	5.085us	5.763us
_									
Γ	Bit<2:0>	0	1	2	3	4	5	6	7
	T2	542.4ns	67.8ns	135.6ns	203.4ns	271.2ns	339ns	406.8ns	474.6ns



PWM2:

I

Pulse Width Modulation 2 Register. Not Bit Addressable.

7	6	5	4	3	2	1	0				
PWM2.7	-	-	-	PWM2.3	PWM2.2	PWM2.1	PWM2.0				
Register Desc	cription:										
PWM2.7 PWM2 output control bit. Set/Cleared by specify enable/ground PWM2.											
PWM2.6	Not implemented, reserve for future use.										
PWM2.5	Not implemented, reserve for future use.										
PWM2.4	Not implemente	ed, reserve for f	uture use.								
PWM2.3	PWM2 frequen	cy control bit. S	et/Cleared by	specify half/norm	al PWM2 frequ	Jency.					
PWM2.2	PWM2 cycle co										
PWM2.1	PWM2 cycle control bit.										
PWM2.0	PWM2 cycle co	ontrol bit.									

Xtal frequency = 14.7456MHz

,	siis) i iii i							
Bit<2:0>	0	1	2	3	4	5	6	7
PWM2	3600Hz	2880Hz	2400Hz	2057Hz	1600Hz	1440Hz	1200Hz	1029Hz



Timer/Counters

The A8351601 has three 16-bit Timer/Counter registers: Timer 0, Timer 1, and in addition Timer 2. All three can be configured to operate either as Timers or event Counters.

As a Timer, the register is incremented every machine cycle. Thus, the register counts machine cycles. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

As a Counter, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0, T1, and T2. The external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since two machine cycles (24 oscillator periods) are required to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. There are no restrictions on the duty cycle of the external input signal, but it should be held for at least one full machine cycle to ensure that a given level is sampled at least once before it changes.

In addition to the Timer or Counter functions, Timer 0 and Timer 1 have four operating modes: (13-bit timer, 16-bit timer, 8-bit auto-reload, split timer). Timer 2 in the A8351601 has three modes of operation: Capture, Auto-Reload, and Baud Rate Generator.

Timer 0 and Timer 1

Timer/Counters 0 and 1 are present in A8351601. The Timer or Counter function is selected by control bits C/T in the Special Function Register TMOD. These two Timer/Counters have four operating modes, which are selected by bit pairs (M1, M0) in TMOD. Modes 0, 1, and 2 are the same for both Timer/ Counters, but Mode 3 is different. The four modes are described in the following sections.

Mode 0:

Both Timers in Mode 0 are 8-bit Counters with a divide-by 32 prescaler. Figure 2 shows the Mode 0 operation as it applies to Timer 1.

In this mode, the Timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the Timer interrupt flag TF1. The counted input is enabled to the Timer when TR1= 1 and either GATE= 0 or $\overline{INT1}$ = 1. Setting GATE= 1 allows the Timer to be controlled by external input $\overline{INT1}$, to facilitate pulse width measurements.

TR1 is a control bit in the Special Function Register TCON. Gate is in TMOD.

The 13-bit register consists of all eight bits of TH1 and the lower five bits of TL1. The upper three bits of TL1 are indeterminate and should be ignored. Setting the run flag (TR1) does not clear the registers.

Mode 0 operation is the same for Timer 0 as for Timer 1, except that TR0, TF0 and INT0 replace the corresponding Timer 1 signals in Figure 2. There are two different GATE bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).




Figure 2. Timer/Counter 1 Mode 0: 13-Bit Counter




Figure 3. Timer/Counter 1 Mode 1: 16-Bit Counter



Mode 1:

Mode 1 is the same as Mode 0, except that the Timer register is run with all 16 bits. The clock is applied to the combined high and low timer registers (TL1/TH1). As clock pulses are received, the timer counts up: 0000H, 0001H, 0002H, etc. An overflow occurs on the FFFFH-to-0000H overflow flag. The timer continues to count. The overflow flag is the TF1 bit in TCON that is read or written by software (see Figure 3).

Mode 2:

Mode 2 configures the Timer register as an 8-bit Counter (TL1) with automatic reload, as shown in Figure 4. Overflow from TL1 not only sets TF1, but also reloads TL1 with the contents of TH1, which is preset by software. The reload leaves the TH1 unchanged. Mode 2 operation is the same for Timer/Counter 0.

Mode 3:

Timer 1 in Mode 3 simply holds its count. The effect is the same as setting TR1 = 0. Timer 0 in Mode 3 establishes TL0 and TH0 as two separate counters. The logic for Mode 3 on Timer 0 is shown in Figure 4. TL0 uses the Timer 0 control bits: C/T, GATE, TR0, $\overline{\text{INT0}}$, and TF0. TH0 is locked into a timer function (counting machine cycles) and over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the Timer 1 interrupt.

Mode 3 is for applications requiring an extra 8-bit timer or counter. With Timer 0 in Mode 3, the A8351601 can appear to have four. When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it out of and into its own Mode 3. In this case, Timer 1 can still be used by the serial port as a baud rate generator or in any application not requiring an interrupt.





Figure 4. Timer/Counter 1 Mode 2: 8-Bit Auto-Reload







Timer 2

Timer 2 is a 16-bit Timer/Counter present only in the A8351601. This is a powerful addition to the other two just discussed. Five extra special function registers are added to accommodate Timer 2 which are: the timer registers, TL2 and TH2, the timer control register, T2CON, and the capture registers, RCAP2L and RCAP2H. Like Timers 0 and 1, it can operate either as a timer or as an event counter, depending on the value of bit C/T2 in the Special Function Register T2CON. Timer 2 has three operating modes: capture, auto-reload, and baud rate generator, which are selected by RCLK, TCLK, CP/RL2 and TR2.

In the Capture Mode, the EXEN2 bit in T2CON selects two options. If EXEN2=0, then Timer 2 is a 16-bit timer or counter whose overflow sets bit TF2, the Timer 2 overflow bit, which can be used to generate an interrupt. If EXEN2=1, then Timer 2 performs the same way, but a 1-to-0 transition at external input T2EX also causes the current value in the Timer 2 registers, TL2 and TH2, to be

captured into the RCAP2L and RCAP2H registers, respectively. In addition, the transition at T2EX sets the EXF2 bit in T2CON, and EXF2, like TF2, can generate an interrupt.

The Capture Mode is illustrated in Figure 6.

In the auto-reload mode, the EXEN2 bit in T2CON also selects two options. If EXEN2 = 0, then when Timer 2 rolls over it sets TF2 and also reloads the Timer 2 registers with the 16-bit value in the RCAP2L and RCAP2H registers, which are preset by software. If EXEN2 = 1, then Timer 2 performs the same way, but a 1-to-0 transition at external input T2EX also triggers the 16-bit reload and sets EXF2. The auto-reload mode is illustrated in Figure 7.

The baud rate generator mode is selected by RCLK = 1 and/or TCLK = 1. This mode is described in conjunction with the serial port (Figure 8).




Figure 6. Timer 2 in Capature Mode







Figure 7. Timer 2 in Auto-Reload Mode





Note:

1. T2EX can be used as an additional external interrupt.



Timer Set-Up

Tables 3 through 6 give TMOD values that can be used to set up Timers in different modes.

It assumes that only one timer is used at a time. If Timers 0 and 1 must run simultaneously in any mode, the value in TMOD for Timer 0 must be ORed with the value shown for Timer 1 (Tables 5 and 6).

For example, if Timer 0 must run in Mode 1 GATE (external control), and Timer 1 must run in Mode 2 COUNTER, then the value that must be loaded into TMOD is 69H (09H from Table 3 ORed with 60H from Table 6).

Moreover, it is assumed that the user is not ready at this point to turn the timers on and will do so at another point in the program by setting bit TRx (in TCON) to 1.

Table 3. Timer/Counter 0 Used as a Timer

		TMOD		
Mode	Timer 0 Function	Internal Control ⁽¹⁾	External Control ⁽²⁾	
0	13-Bit Timer	00H	08H	
1	16-Bit Timer	01H	09H	
2	8-Bit Auto-Reload	02H	0AH	
3	Two 8-Bit timers	03H	0BH	

Table 4. Timer/Counter 0 Used as a Counter

		ТМ	OD
Mode	Timer 0 Function	Internal Control ⁽¹⁾	External Control ⁽²⁾
0	13-Bit Timer	04H	0CH
1	16-Bit Timer	05H	0DH
2	8-Bit Auto-Reload	06H	0EH
3	One 8-Bit Counter	07H	0FH

Notes:

1. The Timer is turned ON/OFF by setting/clearing bit TR0 in the software.

		TMOD		
Mode	Timer 1 Function	Internal Control ⁽¹⁾	External Control ⁽²⁾	
0	13-Bit Timer	00H	80H	
1	16-Bit Timer	10H	90H	
2	8-Bit Auto-Reload	20H	A0H	
3	Does Not Run	30H	B0H	

Table 5. Timer/Counter 1 Used as a Timer

Table 6. Timer/Counter 1 Used as a Timer

		TMOD		
Mode	Timer 1 Function	Internal Control ⁽¹⁾	External Control ⁽²⁾	
0	13-Bit Timer	40H	С0Н	
1	16-Bit Timer	50H	D0H	
2	8-Bit Auto-Reload	60H	E0H	
3	Not Available	-	-	

Notes:

2. The Timer is turned ON/OFF by the 1 to 0 transition on $\overline{INT1}$ (P3.3) when TR1 = 1 (hardware control).

^{1.} The Timer is turned ON/OFF by setting/clearing bit TR1 in the software.





Timer/Counter 2 Set-Up

Except for the baud rate generator mode, the values given for T2C0N do not include the setting of the TR2 bit. Therefore, bit TR2 must be set separately to turn the Timer on.

Table 7.	Timer/Counter 2 Used as a Timer
rubio r.	

	T2CON		
Mode	Internal Control ⁽¹⁾	External Control ⁽²⁾	
16-Bit Auto-Reload	00H	08H	
16-Bit Capture	01H	09H	
Baud Rate Generator Receive and Transmit Same Baud Rate	34H	36H	
Receive Only	24H	26H	
Transmit Only	14H	16H	

Table 8. Timer/Counter 2 Used as a Counter

	T2CON		
Mode	Internal Control ⁽¹⁾	External Control ⁽²⁾	
16-Bit Auto-Reload	02H	0AH	
16-Bit Capture	03H	0BH	

Notes:

1. Capture/Reload occurs only on Timer/Counter overflow.

2. Capture/Reload occurs on Timer/Counter overflow and a 1 to 0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generating mode.

Serial Interface

The Serial port is full duplex, which means it can transmit and receive simultaneously. It is also receive-buffered, which means it can begin receiving a second byte before a previously received byte has been read from the receive register. (However, if the first byte still has not been read when reception of the second byte is complete, one of the bytes will be lost.) The serial port receive and transmit registers are both accessed at Special Function Register SBUF. Writing to SBUF loads the transmit register, and reading SBUF accesses a physically separate receive register.

The serial port can operate in the following four modes:

Mode 0:

Serial data enters and exits through RXD. TXD outputs the shift clock. Eight data bits are transmitted/received, with the LSB first. The baud rate is fixed at 1/12 the oscillator frequency (see Figure 9).

Mode 1:

Ten bits are transmitted (through TXD) or received (through RXD): a start bit (0), eight data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SCON. The baud rate is variable (see Figure 10).

Mode 2:

Eleven bits are transmitted (through TXD) or received (through RXD): a start bit (0), eight data bits (LSB first), a programmable ninth data bit, and a stop bit (1). On transmit, the ninth data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) can be moved into TB8. On receive, the ninth data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency (see Figure 11).

Mode 3:

Eleven bits are transmitted (through TXD) or received (through RXD): a start bit (0), eight data bits (LSB first), a programmable ninth data bit, and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except the baud rate, which is variable in Mode 3 (see Figure 12).

In all four modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.



Multiprocessor Communications

Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, nine data bits are received, followed by a stop bit. The ninth bit goes into RB8; then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt is activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON.

The following example shows how to use the serial interrupt for multiprocessor communications. When the master processor must transmit a block of data to one of several slaves, it first sends out an address byte that identifies the target slave. An address byte differs from a data byte in that the ninth bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave is interrupted by a data byte. An address byte, however, interrupts all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave clears its SM2 bit and prepares to receive the data bytes that follows. The slaves that are not addressed set their SM2 bits and ignore the data bytes.

SM2 has no effect in Mode 0 but can be used to check the validity of the stop bit in Mode 1. In a Mode 1 reception, if SM2 = 1, the receive interrupt is not activated unless a valid stop bit is received.

Baud Rates

The baud rate in Mode 0 is fixed as shown in the following equation.

Mode 0 Baud Rate =
$$\frac{\text{Oscillator Frequency}}{12}$$

The baud rate in Mode 2 depends on the value of the SMOD bit in Special Function Register PCON. If SMOD=0 (the value on reset), the baud rate is 1/64 of the oscillator frequency. If SMOD = 1, the baud rate is 1/32 of the oscillator frequency, as shown in the following equation.

Mode 2 Baud Rate = $\frac{2^{\text{SMOD}}}{64}$ X (Oscillator Frequency)

In the A8351601, the baud rates can be determined by Timer 1, Timer 2, or both (one for transmit and the other for receive).

Using the Timer 1 to Generate Baud Rates

When Timer 1 is the baud rate generator, the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate and the value of SMOD according to the following equation.

Mode 1,3 Baud Rate =
$$\frac{2^{\text{SMOD}}}{32}$$
 X (Timer 1 Overflow Rate)

The Timer 1 interrupt should be disabled in this application. The Timer itself can be configured for either timer or counter operation in any of its 3 running modes. In the most typical applications, it is configured for timer operation in auto-reload mode (high nibble of TMOD =0010B). In this case, the baud rate is given by the following formula.

Mode 1,3 Baud Rate =
$$\frac{2^{\text{SMOD}}}{32}$$
 X Oscillator Frequency
12 X [256-(TH1)]

Programmers can achieve very low baud rates with Timer 1 by leaving the Timer 1 interrupt enabled, configuring the Timer to run as a 16-bit timer (high nibble of TMOD =0001B), and using the Timer 1 interrupt to do a 16-bit software reload.

Table 9 lists commonly used baud rates and how they can be obtained from Timer 1.

Using Timer 2 to Generate Baud Rates

In the A8351601, setting TCLK and/or RCLK in T2CON selects Timer 2 as the baud rate generator. Under these conditions, the baud rates for transmit and receive can be simultaneously different. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 8.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 reloads the Timer 2 registers with the 16-bit value in the RCAP2H and RCAP2L registers, which are preset by software.

In this case, the baud rates in Mode 1 and 3 are determined by the Timer 2 overflow rate according to the following Equation.

Modes 1,3 Baud Rate =
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

Timer 2 can be configured for either timer or counter operation. In the most typical applications, it is configured for timer operation (C/T2=0). Normally, a timer increments every machine cycle (thus at 1/12 the oscillator frequency), but timer operation is a different for Timer 2 when it is used as a baud rate generator. As a baud rate generator, Timer 2 increments every state time (thus at 1/2 the oscillator frequency). In this case, the baud rate is given by the following formula.

Modes 1,3 Baud Rate = Oscillator Frequency 32 X [65536 - (RCAP2H, RCAP2L)]

Table 9. Commonly Used Baud Rates Generated by Timer 1

Where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

Figure 7 shows Timer 2 as a baud rate generator. This figure is valid only if RCLK + TCLK = 1 in T2CON. A rollover in TH2 does not set TF2 and does no generate an interrupt. Therefore, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. If EXEN2 is set, a 1-to-0 transition in T2EX sets EXF2 but does not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus, when Timer 2 is used as a baud rate generator, T2EX can be used as an extra external interrupt.

When Timer 2 is running (TR2 = 1) as a timer in the baud rate generator mode, programmers should not read from or write to TH2 or TL2. Under these conditions, Timer 2 is incremented every state time, and the results of a read or write may not be accurate. The RCAP registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. Turn Timer 2 off (clear TR2) before accessing the Timer 2 or RCAP registers, in this case.

Baud Rate	fosc SMOD -	01100	Timer 1		
Baud Rate		C/T	Mode	Reload Value	
Mode 0 Max: 1 MHz	12 MHz	Х	Х	Х	Х
Mode 2 Max: 375K	12 MHz	1	Х	Х	Х
Modes 1,3: 62.5K	12 MHz	1	0	2	FFH
19.2K	11.059 MHz	1	0	2	FDH
9.6K	11.059 MHz	0	0	2	FDH
4.8K	11.059 MHz	0	0	2	FAH
2.4K	11.059 MHz	0	0	2	F4H
1.2K	11.059 MHz	0	0	2	E8H
137.5	11.986 MHz	0	0	2	1DH
110	6 MHz	0	0	2	72H
110	12 MHz	0	0	1	FEEBH





More About Mode 0

Serial data enters and exits through RXD. TXD outputs the shift clock. Eight data bits are transmitted/received, with the LSB first. The baud rate is fixed at 1/12 the oscillator frequency.

Figure 9 shows a simplified functional diagram of the serial port in Mode 0 and associated timing.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal at S6P2 also loads a 1 into the ninth position of the transmit shift register and tells the TX Control block to begin a transmission. The internal timing is such that one full machine cycle will elapse between "write to SBUF" and activation of SEND.

SEND transfer the output of the shift register to the alternate output function line of P3.0, and also transfers SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK is low during S3, S4, and S5 of every machine cycle, and high during S6, S1, and S2. At S6P2 of every machine cycle in which SEND is active, the contents of the transmit shift register are shifted one position to the right.

As data bits shift out to the right, 0s come in from the left. When the MSB of the data byte is at the output position of the shift register, the 1 that was initially loaded into the ninth position is just to the left of the MSB, and all positions to the left of that contain 0s. This condition flags the TX Control block to do one last shift, then deactivate SEND and set TI. Both of these actions occur at S1P1 of the tenth machine cycle after "write to SBUF."

Reception is initiated by the condition REN = 1 and RI = 0. At S6P2 of the next machine cycle, the RX Control unit writes the bits 11111110 to the receive shift register and activates RECEIVE in the next clock phase.

RECEIVE enables SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK makes transitions at S3P1 and S6P1 of every machine cycle. At S6P2 of every machine cycle in which RECEIVE is active, the contents of the receive shift register are shifted on position to the left. The value that comes in from the right is the value that was sampled at the P3.0 pin at S5P2 of the same machine cycle.

As data bits come in from the right, 1s shift out to the left. When the 0 that was initially loaded into the right-most position arrives at the left-most position in the shift register, it flags the RX Control block to do one last shift and load SBUF. At S1P1 of the 10th machine cycle after the write to SCON that cleared RI, RECEIVE is cleared and RI is set.

More About Mode 1

Ten bits are transmitted (through TXD), or received (through RXD): a start bit (0), eight data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in SCON. In the A8351601 the baud rate is determined either by the Timer 1 overflow rate, the Timer 2 overflow rate, or both. In this case, one Timer is for transmit, and the other is for receive.

Figure 10 shows a simplified functional diagram of the serial port in Mode 1 and associated timings for transmit and receive.

Transmission is initiated by any instruction that uses SBUF as a destination register.

The "write to =SBUF" signal also loads a 1 into the ninth bit position of the transmit shift register and flags the TX control unit that a transmission is requested. Transmission actually commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.

The transmission begins when SEND is activated, which puts the start bit at TXD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TXD. The first shift pulse occurs one bit time after that.

As data bits shift out to the right, 0s are clocked in from the left. When the MSB of the data byte is at the output position of the shift register, the 1 that was initially loaded into the ninth position is just to the left of the MSB, and all positions to the left of that contain 0s. This condition flags the TX Control unit to do one last shift, then deactivate SEND and set TI. This occurs at the tenth divide-by-16 rollover after "write to SBUF".

Reception is initiated by a 1-to-0 transition detected at RXD. For this purpose, RXD is sampled at a rate of 16 times the established baud rate. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written into the input shift register. Resetting the divide-by-16 counter aligns its rollovers with the boundaries of the incoming bit times.

The 16 states of the counter divide each bit time into 16th. At the seventh, eighth, and ninth counter states of each bit time, the bit detector samples the value of RXD. The value accepted is the value that was seen in at least two of the three samples. This is done to reject noise. In order to reject false bits, if the value accepted during the first bit time is not 0, the receive circuits are reset and the unit continues looking for another 1-to-0 transition. If the start bit is valid, it is shifted into the input shift register, and reception of the rest of the frame proceeds.



As data bits come in from the right, 1s shift to the left. When the start bit arrives at the leftmost position in the shift register, (which is a 9-bit register in Mode 1), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI. The signal to load SBUF and RB8 and to set RI is generated if, and only if, the following conditions are met at the time the final shift pulse is generated.

1. RI = 0 and

2. Either SM2 = 0, or the received stop bit = 1

If either of these two conditions is not met, the received frame is irretrievably lost. If both conditions are met, the stop bit goes into RB8, the eight data bits go into SBUF, and RI is activated. At this time, whether or not the above conditions are met, the unit continues looking for a 1-to-0 transition in RXD.

More About Modes 2 and 3

Eleven bits are transmitted (through TXD), or received (through RXD): a start bit (0), 8 data bits (LSB first), a programmable ninth data bit, and a stop bit (1). On transmit, the ninth data bit (TB8) can be assigned the value of 0 or 1. On receive, the ninth data bit goes into RB8 in SCON. The baud rate is programmable to either 1/32 or 1/64 of the oscillator frequency in Mode 2. Mode 3 may have a variable baud rate generated from either Timer 1 or 2, depending on the state of TCLK and RCLK.

Figures 11 and 12 show a functional diagram of the serial port in Modes 2 and 3. The receive portion is exactly the same as in Mode 1. The transmit portion differs from Mode 1 only in the ninth bit of the transmit shift register.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads TB8 into the ninth bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.

The transmission begins when SEND is activated, which puts the start bit at TXD. One bit timer later, DATA is activated, which enables the output bit of the transmit shift register to TXD. The first shift pulse occurs one bit time after that. The first shift clocks a 1 (the stop bit) into the ninth bit position of the shift register. Thereafter, only 0s are clocked in. Thus, as data bits shift out to the right, 0s are clocked in from the left. When TB8 is at the output position of the shift register, then the stop bit is just to the left of TB8, and all positions to the left of that contain 0s. This condition flags the TX Control unit to do one last shift, then deactivate SEND and set TI. This occurs at the 11th divide-by-16 rollover after "write to SBUF". Reception is initiated by a 1-to-0 transition detected at RXD. For this purpose, RXD is sampled at a rate of 16 times the established baud rate. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written to the input shift register.

At the seventh, eighth, and ninth counter states of each bit time, the bit detector samples the value of RXD. The value accepted is the value that was seen in at least two of the three samples. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit continues looking for another 1-to-0 transition. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame proceeds.

As data bits come in from the right, Is shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in Modes 2 and 3 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI. The signal to load SBUF and RB8 and to set RI is generated if, and only if, the following conditions are met at the time the final shift pulse is generated:

1. RI = 0, and

2. Either SM2 = 0 or the received 9th data bit = 1


If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set. If both conditions are met, the received ninth data bit goes into RB8, and the first eight data bits go into SBUF. One bit time later, whether the above conditions were met or not, the unit continues looking for a 1-to-0 transition at the RXD input.

Note that the value of the received stop bit is irrelevant to SBUF, RB8, or RI.

Mode	SCON	SM2Variation	
0	10H	0	
1	50H	Single Processor	
2	90H	Environment (SM2=0)	
3	D0H		
0	NA	Multiprocessor Environment (SM2=1)	
1	70H		
2	B0H		
3	F0H		





MIC















MIC










Figure 12. Serial Port Mode 3



Interrupt System

The A8351601 provides six interrupt sources: two external interrupts, three timer interrupts, and a serial port interrupt. These are shown in Figure 13.

The External Interrupts INT0 and INT1 can each be either level-activated or transition-activated, depending on bits IT0 and IT1 in Register TCON. The flags that actually generate these interrupts are the IE0 and IE1 bits in TCON. When the service routine is vectored to, hardware clears the flag that generated an external interrupt only if the interrupt was transition-activated. If the interrupt was level-activated, then the external requesting source (rather than the on-chip hardware) controls the request flag.

The Timer 0 and Timer 1 Interrupts are generated by TF0 and TF1, which are set by a rollover in their respective Timer/Counter registers (except for Timer 0 in Mode 3). When a timer interrupt is generated, the on-chip hardware clears the flag that generated it when the service routine is vectored to.

The Serial Port Interrupt is generated by the logical OR of RI and TI. Neither of these flags is cleared by hardware

when the service routine is vectored to. In fact, the service routine normally must determine whether RI or TI generated the interrupt, and the bit must be cleared in software.

In the A8351601, the Timer 2 Interrupt is generated by the logical OR of TF2 and EXF2. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine may have to determine whether TF2 or EXF2 generated the interrupt, and the bit must be cleared in software.

All of the bits that generate interrupts can be set or cleared by software, with the same result as though they had been set or cleared by hardware. That is, interrupts can be generated and pending interrupts can be canceled in software.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE (interrupt enable) at address 0A8H. As well as individual enable bits for each interrupt source, there is a global enable/disable bit that is cleared to disable all interrupts or set to turn on interrupts (see SFR IE).




Figure 13. Interrupt System



Priority Level Structure

Each interrupt source can also be individually programmed to one of two priority levels by setting or clearing a bit in Special Function Register IP (interrupt priority) at address 0B8H. IP is cleared after a system reset to place all interrupts at the lower priority level by default. A low-priority interrupt can be interrupted by a high-priority interrupt but not by another low-priority interrupt. A high-priority interrupt can not be interrupted by any other interrupt source.

If two requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus, within each priority level there is a second priority structure determined by the polling sequence, as follows:

	Source	Priority Within Level
1.	IE0	(Highest)
2.	TF0	
3.	IE1	
4.	TF1	
5.	RI + TI	
6.	TF2 + EXF2	(Lowest)

Note that the "priority within level" structure is only used to resolve simultaneous requests of the same priority level.

How Interrupts Are Handled

The interrupt flags are sampled at S5P2 of every machine cycle. The samples are polled during the following machine cycle (the Timer 2 interrupt cycle is different, as described

in the Response Timer Section). If one of the flags was in a set condition at S5P2 of the preceding cycle, the polling cycle will find it and the interrupt system will generate an LCALL to the appropriate service routine, provided this hardware generated LCALL is not blocked by any of the following conditions:

- 1. An interrupt of equal or higher priority level is already in progress.
- 2. The current (polling) cycle is not the final cycle in the execution of the instruction in progress.
- 3. The instruction in progress is RETI or any write to the IE or IP registers.

Any of these three conditions will block the generation of the LCALL to the interrupt service routine. Condition 2 ensures that the instruction in progress will be completed before vectoring to any service routine. Condition 3 ensures that if the instruction in progress is RETI or any access to IE or IP, then at least one more instruction will be executed before any interrupt is vectored to.

The polling cycle is repeated with each machine cycle, and the values polled are the values that were present at S5P2 of the previous machine cycle. If an active interrupt flag is not being serviced because of one of the above conditions and is not still active when the blocking condition is removed, the denied interrupt will not be serviced. In other words, the fact that the interrupt flag was once active but not serviced is not remembered. Every polling cycle is new. The polling cycle/LCALL sequence is illustrated in Figure 14.

Note that if an interrupt of higher priority level goes active prior to S5P2 of the machine cycle labeled C3 in Figure 14, then in accordance with the above rules it will be serviced during C5 and C6, without any instruction of the lower priority routine having been executed.




Figure 14. Interrupt Response Timing Diagram



Thus, the processor acknowledges an interrupt request by executing a hardware-generated LCALL to the appropriate servicing routine. In some cases it also clears the flag that generated the interrupt, and in other cases it does not. It never clears the Serial Port or Timer 2 flags.

This must be done in the user's software. The processor clears an external interrupt flag (IE0 or IE1) only if it was transition-activated. The hardware-generated LCALL pushes the contents of the Program Counter onto the stack (but it does not save the PSW) and reloads the PC with an address that depends on the source of the interrupt being serviced, as follows:

Interrupt Source	Interrupt Request Bits	Cleared by Hardware	Vector Address
INT0	IE0	No (level) Yes (trans.)	0003H
Timer 0	TF0	Yes	000BH
INT1	IE1	No (level) Yes (trans.)	0013H
Timer 1	TF1	Yes	001BH
Serial Port	RI, TI	No	0023H
Timer 2	TF2, EXF2	No	002BH
System Reset	RST		0000H

Execution proceeds from that location until the RETI instruction is encountered. The RETI instruction informs the processor that this interrupt routine is no longer in progress, then pops the top two bytes from the stack and reloads the Program Counter. Execution of the interrupted program continues from where it left off.

Note that a simple RET instruction would also have returned execution to the interrupted program, but it would have left the interrupt control system thinking an interrupt was still in progress.

Interrupt	Flag	SFR Register and Bit Position
External 0	IE0	TCON.1
External 1	IE1	TCON.3
Timer 1	TF1	TCON.7
Timer 0	TF0	TCON.5
Serial Port	TI	SCON.1
Serial Port	RI	SCON.0 Timer 2
TF2	T2CON.7	
Timer 2	EXF2	T2CON.6

A8351601 Series

When an interrupt is accepted the following action occurs:

- 1. The current instruction completes operation.
- 2. The PC is saved on the stack.
- 3. The current interrupt status is saved internally.
- 4. Interrupts are blocked at the level of the interrupts.
- 5. The PC is loaded with the vector address of the ISR (interrupts service routine).
- 6. The ISR executes.

The ISR executes and takes action in response to the interrupt. The ISR finishes with RETI (return from interrupt) instruction. This retrieves the old value of the PC from the stack and restores the old interrupt status. Execution of the main program continues where it left off.

External Interrupts

The external sources can be programmed to be levelactivated or transition-activated by setting or clearing bit IT1 or IT0 in Register TCON. If ITx= 0, external interrupt x is triggered by a detected low at the INTx pin. If ITx = 1, external interrupt x is edge-triggered. In this mode if successive samples of the INTx pin show a high in one cycle and a low in the next cycle, interrupt request flag IEx in TCON is set. Flag bit IEx then requests the interrupt.

Since the external interrupt pins are sampled once each machine cycle, an input high or low should hold for at least 12 oscillator periods to ensure sampling. If the external interrupt is transition-activated, the external source has to hold the request pin high for at least one machine cycle, and then hold it low for at least one machine cycle to ensure that the transition is seen so that interrupt request flag IEx will be set. IEx will be automatically cleared by the CPU when the service routine is called.

If the external interrupt is level-activated, the external source has to hold the request active until the requested interrupt is actually generated. Then the external source must deactivate the request before the interrupt service routine is completed, or else another interrupt will be generated.

Response Time

The INTO and INT1 levels are inverted and latched into the interrupt flags IEO and IE1 at S5P2 of every machine cycle. Similarly, the Timer 2 flag EXF2 and the Serial Port flags RI and TI are set at S5P2. The values are not actually polled by the circuitry until the next machine cycle.

The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle. However, the Timer 2 flag TF2 is set at S2P2 and is polled in the same cycle in which the timer overflows.



If a request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction executed. The call itself takes two cycles. Thus, a minimum of three complete machine cycles elapsed between activation of an external interrupt request and the beginning of execution of the first instruction of the service routine. Figure 13 shows response timings.

A longer response time results if the request is blocked by one of the three previously listed conditions. If an interrupt of equal or higher priority level is already in progress, the additional wait time depends on the nature of the other interrupt's service routine. If the instruction in progress is not in its final cycle, the additional wait time cannot be more than three cycles, since the longest instructions (MUL and DIV) are only four cycles long. If the instruction in progress is RETI or an access to IE or IP, the additional wait time cannot be more than five cycles (a maximum of one more cycle to complete the instruction in progress, plus four cycles to complete the next instruction if the instruction is MUL or DIV).

Thus, in a single-interrupt system, the response time is always more than three cycles and less than nine cycles.

Other Information

Reset

The reset input is the RST pin, which is the input to a Schmitt Trigger.

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. The CPU responds by generating an internal reset, with the timing shown in Figure 15.

The external reset signal is asynchronous to the internal clock. The RST pin is sampled during State 5 Phase 2 of every machine cycle. The port pins will maintain their current activities for 19 oscillator periods after a logic 1 has been sampled at the RST pin; that is, for 19 to 31 oscillator periods after the external reset signal has been applied to the RST pin.

The internal reset algorithm writes 0s to all the SFRs except the port latches, the Stack Pointer, and SBUF. The port latches are initialized to FFH, the Stack Pointer to 07H, and SBUF is indeterminate. Table 11 lists the SFRs and their reset values.

Then internal RAM is not affected by reset. On power-up the RAM content is indeterminate.

Table 11. Reset Values of the SFR

SFR Name	Reset Value
PC	0000H
ACC	00H
В	00H
PSW	00H
SP	07H
DPTR	0000H
P0-P3	FFH
IP	XX00000B
IE	0X00000B
TMOD	00H
TCON	00H
T2CON	00H
THO	00H
TL0	00H
TH1	00H
TL1	00H
TH2	00H
TL2	00H
RCAP2H	00H
RCAP2L	00H
SCON	00H
SBUF	Indeterminate
PCON	0XXX0000B
ADD	XXXXX000B
PWM1	X000000B
PWM2	0XXX0000B



Power-on Reset

An automatic reset can be obtained when vcc goes through a 10μ F capacitor and GND through an 8.2K resistor, providing the vcc rise time does not exceed 1 msec and the oscillator start-up time does not exceed 10 msec. This power-on reset circuit is shown in Figure 15. The CMOS devices do not require the 8.2K pulldown resistor, although its presence does no harm.

When power is turned on, the circuit holds the RST pin high for an amount of time that depends on the value of the capacitor and the rate at which it charges. To ensure a good reset, the RST pin must be high long enough to allow the oscillator time to start-up (normally a few msec) plus two machine cycles.

Note that the port pins will be in a random state until the oscillator has start and the internal reset algorithm has written 1s to them.

With this circuit, reducing vcc quickly to 0 causes the RST pin voltage to momentarily fall below 0V. However, this voltage is internally limited, and will not harm the device.




Figure 15. Power-on Reset Circuit




Figure 16. Reset Timing



Power-Saving Modes of Operation

The A8351601 has two power-reducing modes. Idle and Power-down. The input through which backup power is supplied during these operations is VCC. Figure 17 shows the internal circuitry which implements these features. In the Idle mode (IDL = 1), the oscillator continues to run and the Interrupt, Serial Port, and Timer blocks continue to be clocked, but the clock signal is gated off to the CPU. In Power-down (PD = 1), the oscillator is frozen. The Idle and Power-down modes are activated by setting bits in Special Function Register PCON.

Idle Mode

An instruction that sets PCON.0 is the last instruction executed before the Idle mode begins. In the Idle mode, the internal clock signal is gated off to the CPU, but not to the Interrupt, Timer, and Serial Port functions. The CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, and all other registers maintain their data during Idle. The port pins hold the logical states they had at the time Idle was activated. ALE and PSEN hold at logic high levels.

There are two ways to terminate the Idle. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating the Idle mode. The interrupt will be serviced, and following RETI the next instruction to be executed will be the one following the instruction that put the device into Idle.

The flag bits GF0 and GF1 can be used to indicate whether an interrupt occurred during normal operation or during an Idle. For example, an instruction that activates Idle can also set one or both flag bits. When Idle is terminated by an interrupt, the interrupt service routine can examine the flag bits.

The other way of terminating the Idle mode is with a hardware reset. Since the clock oscillator is still running, the hardware reset must be held active for only two machine cycles (24 oscillator periods) to complete the reset.

The signal at the RST pin clears the IDL bit directly and asynchronously. At this time, the CPU resumes program execution from where it left off; that is, at the instruction following the one that invoked the Idle Mode. As shown in Figure 16, two or three machine cycles of program execution may take place before the internal reset algorithm takes control. On-chip hardware inhibits access to the internal RAM during his time, but access to the port pins is not inhibited. To eliminate the possibility of unexpected outputs at the port pins, the instruction following the one that invokes Idle should not write to a port pin or to external data RAM.




Figure 17. Idle and Power-Down Hardware

Power-down Mode

An instruction that sets PCON.1 is the last instruction executed before Power-down mode begins. In the Power down mode, the on-chip oscillator stops. With the clock frozen, all functions are stopped, but the on-chip RAM and Special function Registers are held. The port pins output the values held by their respective SFRs. ALE and PSEN output high.

In the Power-down mode of operation, VCC can be reduced to as low as 2V. However, VCC must not be reduced before the Power-down mode is invoked, and VCC must be restored to its normal operating level before the Power-down mode is terminated. The reset that terminates Power-down also frees the oscillator. The reset should not be activated before VCC is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize (normally less than 10 msec).

Reset redefines all the SFRs but does not change the onchip RAM.



Oscillator Characteristics

The oscillator connections are shown as Figure 18 and Figure 19. When external clock is used, the internal clock will be gotten through a divide-by-two flip-flop.

Crystal	C1	C2	R
16MHz	20P	20P	-
32MHz	5P	5P	ЗКÙ
40MHz	5P	5P	2KÙ





Figure 18. Crystal Connections





(Above table shows the reference values for crystal applications)

Note:C1,C2,R components refer to Figure 18.



Symbol	Parameter	Min.	Тур.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
	(VCC= 5V \pm 10%)				
VCC	Supply Voltage	2.7	3.0	3.3	V
	(VCC= $3V \pm 10\%$)				
GND	Ground	0	0	0	V
Viн*	Input High Voltage	2.4	-	VCC+0.2	V
Vil	Input Low Voltage	0	-	0.6	V

Recommended DC Operating Conditions (T_A = -10°C to + 70°C, VCC = 5V \pm 10% or VCC = 3V \pm 10%)

* XTAL1 is a CMOS input. RESET is a Schmitt Trigger input. The min. of VIII is 3.5 Volts for these two pins.

Absolute Maximum Ratings*

VCC to GND
IN, IN/OUT Volt to GND0.5V to VCC + 0.5V
Operating Temperature, Topr25°C to + 85°C
Storage Temperature, Tstg55°C to + 125°C Power Dissipation ^{1*} , Pr 1W
Power Dissipation ^{1*} , Pr 1W
Soldering Temperature & Time 260°C, 10sec

1* : Operating frequency is $40MHz(5V \pm 10\%)$

2* : Operating frequency is $16MHz(3V \pm 10\%)$

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Min.	Max.	Unit	Conditions
u	Input Leakage Current	-	2	μA	VIN = GND to VCC
ILO	Output Leakage Current	-	2	μA	Vivo = GND to VCC
lcc1	Operating Current	-	50	mA	foper = 40MHz(DF=0) External oscillator is on XTAL1 pin No load (VCC= 5V)
lcc2	Operating Current	-	15	mA	foper = 16MHz(DF=0) External oscillator is on XTAL1 pin No load (VCC= 3V)
I _{IDLE1}	Idle Mode Current	-	6	mA	fidle = 14.7456MHz(DF=0) External oscillator is on XTAL1 pin No load (VCC= 5V)
I _{IDLE2}	Idle Mode Current	-	3	mA	fidle = 14.7456MHz(DF=0) External oscillator is on XTAL1 pin No load (VCC= 3V)



DC Electrical Characteristics (continued)

Symbol	Parameter	Min.	Max.	Unit	Conditions
I _{POWER}	Power Down Mode Current	-	4	μΑ	fpower =14.7456MHz(DF=0) External oscillator is on XTAL1 pin No load (VCC= 5V)
I _{POWER}	Power Down Mode Current	-	2	μΑ	fpower = 14.7456MHz(DF=0) External oscillator is on XTAL1 pin No load (VCC= 3V)
Vol	Output Low Voltage (ALE, PSEN, PWM,P0,P1,P2,P3)	-	0.45	V	loL = 4mA
Vон1	Output High Voltage (P0, P1, P2, P3)	2.4	-	V	Іон = -70µА (VCC= 5V)
Vон1	Output High Voltage (P0, P1, P2, P3)	2.4	-	V	Іон = -12µА (VCC= 3V)
Vон2 ¹	Output High Voltage (ALE, PSEN, PWM , P0,P2)	2.4	-	V	Іон = -400µА (VCC= 5V)
Voh2 ¹	Output High Voltage (ALE, PSEN, PWM , P0,P2)	2.4	-	V	Іон = -200µА (VCC= 3V)
C1	Input Pin Capacitance	-	10	pF	1MHz , 25°C

1. P0, P2, ALE and /PSEN are tested in the external access mode.



Symbol	Parameter	Min.	Max.	Unit
Program Mem	ory Cycle			
tap	ALE Pulse Width	$2t_{ck} - 20^1$	-	ns
tals	Address Valid to ALE Low	1tск	-	ns
talh	Address Hold from ALE Low	1tск	-	ns
top	PSEN Pulse Width	Зtcк - 20 ¹	-	ns
tao	ALE Low to PSEN Low	1tcк	-	ns
toi ²	PSEN Low to Valid Instruction in	-	2tck	ns
tido	Input Instruction Hold after PSEN High	-	1tck	ns
tifo	Input Instruction Float after PSEN High	-	1tck	ns
External Clock	(VCC =5V ± 10% or VCC = 3V ± 10%)			
foper	Clock Frequency (VCC =5V \pm 10%)	0	40	MHz
foper	Clock Frequency (VCC = $3V \pm 10\%$)	0	16	MHz
tск ³	Clock Period	25	-	ns
tскн ⁴	Clock High Time	10	-	ns
tcκ∟ ⁴	Clock Low Time	10	-	ns
Data Memory	Cycle			
t PR	RD Pulse Width	6tск - 20 ¹	-	ns
tpd	RD Low to Valid Data in	-	4tcк	ns
t DHR	Data Hold from RD High	0	2tск	ns
t DFR	Data Float from RD High	0	2tск	ns
tar	ALE Low to RD Low	Зtcк	Зtcк + 20 ¹	ns
twp	WR Pulse Width	6tск - 20 ¹	-	ns
tos	Valid Data to WR Low	1tск	-	ns
tdнw	Data Hold from WR High	1tск	-	ns
taw	ALE Low to WR Low	Зtск	Зtcк + 20 ¹	ns
Serial Port Cy	cle			
tscк	Serial Port Clock	12tck	-	ns
tкı	Clock Rising Edge to Valid Input Data	-	11tck	ns
tıкн	Input Data to Serial Clock Rising Clock Hold Time	0	-	ns
toks	Output Data to Serial Clock Rising Edge Setup Time	11tck	-	ns
tокн	Output Data to Serial Clock Rising Edge Hold Time	1tск	-	ns

AC Characteristics (T_A = -10°C to + 70°C, VCC = 5V \pm 10% or VCC = 3V \pm 10%)

1. This 20 ns is due to buffer driving delay and wire loading.

2. Instruction cycle time is 12 tck.


3. $tck = 1/f_{oper}$

4. There are no duty cycle requirements on the XTAL1 input.




Timing Waveforms

Program Memory Cycle




Clock Input Waveform






Timing Waveforms (continued)


Data Memory Read Cycle



Data Memory Write Cycle



Serial Port Timing – Shift Register Mode





Ordering Information (VCC=5V± 10%)


Part No.	Part No. RAM FREQ (MHz)		Package
A8351601-40	256 Byte	40	40L P-DIP
A8351601L-40	256 Byte	40	44L PLCC
A8351601F-40	256 Byte	40	44L QFP



Package Information

P-DIP 40L Outline Dimensions

unit: inches/mm



Symbol	Dimen	sions in	inches	Dime	ensions i	n mm
Symbol	Min	Nom	Max	Min	Nom	Max
А	-	-	0.210	-	-	5.344
A1	0.015	-	-	0.381	-	-
A2	0.150	0.155	0.160	3.810	3.937	4.064
В	(0.018 TYF	þ	0.457 TYP		
B1	(0.050 TYF	þ	1.270 TYP		
С	-	0.010	-	-	0.254	-
D	2.049	2.054	2.059	52.045	52.172	52.299
E	0.590	0.600	0.610	14.986	15.240	15.494
E1	0.542	0.547	0.552	13.767	13.894	14.021
e1	0.100 TYP			:	2.540 TYF	2
L	0.120	0.130	0.140	3.048	3.302	3.556
eа	0.622	0.642	0.662	15.799	16.307	16.815

Notes:

1. The maximum value of dimension D includes end flash.


2. Dimension E1 does not include resin fins.



unit: inches/mm

Package Information

PLCC 44L Outline Dimension



Symbol	Dimensions in inches			Dimensions in mm		
	Min	Nom	Max	Min	Nom	Max
А	-	-	0.185	-	-	4.70
D	0.648	0.653	0.658	16.46	16.59	16.71
E	0.648	0.653	0.658	16.46	16.59	16.71
HD	0.680	0.690	0.700	17.27	17.53	17.78
HE	0.680	0.690	0.700	17.27	17.53	17.78
L	0.090	0.100	0.110	2.29	2.54	2.79
θ	0°	-	10°	0°	-	10°

Notes:

1. Dimensions D and E do not include resin fins.


2. Dimensions GD & GE are for PC Board surface mount pad pitch design reference only.



Package Information

QFP 44L Outline Dimensions

unit: inches/mm



Symbol	Dimensions in inches			Dimensions in mm			
	Min	Nom	Max	Min	Nom	Max	
А	-	-	0.106	-	-	2.7	
A1	0.010	0.012	0.014	0.25	0.30	0.35	
A2	0.0748	0.0787	0.0866	1.9	2.0	2.2	
b	0.012 TYP			0.3 TYP			
D	0.5118	0.5196	0.5274	13.00	13.20	13.40	
D1	0.3897	0.3937	0.3977	9.9	10.00	10.10	
E	0.5118	0.5196	0.5275	13.00	13.20	13.40	
E1	0.3897	0.3937	0.3977	9.9	10.00	10.10	
L	0.0287	0.0346	0.0366	0.73	0.88	0.93	
e	0.0315 TYP			0.80 TYP			
С	0.0021	0.0060	0.0099	0.1	0.15	0.2	
θ	0°	-	7°	0°	-	7°	

Notes:

1. Dimensions D1 and E1 do not include mold protrusion.

2. Dimension b does not include dambar protrusion.