

2.418

പം

050

 \odot

38

Value

-55°C to +90°C

-65°C to +150°C

7 V_{DC}

16 dBm

175°C

1.414

ø

Ō

Ō

0

All DC (V) pads are 0.1 x 0.1 mm and RF In, Out pads are 0.07 mm wide.

AA038P2-00

Features

- Single Bias Supply Operation (5 V)
- 13 dB Typical Small Signal Gain
- 14 dBm Typical P_{1 dB} Output Power at 38 GHz
- 0.25 µm Ti/Pd/Au Gates
- 100% On-Wafer RF and DC Testing
- 100% Visual Inspection to MIL-STD-883 MT 2010

Description

Alpha's two-stage reactively-matched 37–40 GHz GaAs MMIC driver amplifier has typical small signal gain of 13 dB with a typical P_{1 dB} of 14 dBm at 38 GHz. The chip uses Alpha's proven 0.25 μ m MESFET technology, and is based upon MBE layers and electron beam lithography for the highest uniformity and repeatability. The FETs employ surface passivation to ensure a rugged, reliable part with through-substrate via holes and gold-based backside metallization to facilitate a conductive epoxy die attach process. All chips are screened for gain, output power and S-parameters prior to shipment for guaranteed performance.

Electrical Specifications at $25^{\circ}C$ (V_{DS} = 5 V)

Typ.² Condition Parameter Symbol Min. Max. Unit Drain Current IDS 75 100 mA Small Signal Gain F = 37-40 GHz 13 G 11 dB Input Return Loss F = 37–40 GHz RL -9 -6 dB F = 37–40 GHz RLO -10 **Output Return Loss** -12 dB Output Power at 1 dB Gain Compression F = 38 GHz P_{1 dB} 13 14 dBm Saturated Output Power F = 38 GHz 15 16 dBm PSAT °C/W Thermal Resistance¹ 199 Θ_{JC}

Chip Outline

1.525

1.413

0.761

0.000

8

Absolute Maximum Ratings

Characteristic

Operating Temperature (T_C)

Storage Temperature (T_{ST})

Junction Temperature (T_J)

Bias Voltage (V_D)

Power In (PIN)

Dimensions indicated in mm.

Chip thickness = 0.1 mm.

0.458

 \odot

0


Tep E

1. Calculated value based on measurement of discrete FET.


2. Typical represents the median parameter value across the specified

frequency range for the median chip.

Typical Performance Data



Bias Arrangement



For biasing on, adjust $V_{\rm DS}$ from zero to the desired value (5 V recommended). For biasing off, reverse the biasing on procedure.

Circuit Schematic

