Synchronous Equipment Timing Source for Stratum 3/4E/4 and SMC Systems

ADVANCED COMMUNICATIONS

Description

The ACS8522 is a highly integrated, single-chip solution for the Synchronous Equipment Timing Source (SETS) function in a SONET or SDH Network Element. The device generates SONET or SDH Equipment Clocks (SEC) and Frame Synchronization clocks. The ACS8522 is fully compliant with the required international specifications and standards.

EMTECH

The device supports Free-run, Locked and Holdover modes, with mode selection controlled either automatically by an internal state machine or forced by register configuration.

The ACS8522 accepts up to four independent input SEC reference clock sources from Recovered Line Clock, PDH network, and Node Synchronization. The ACS8522 generates independent SEC and BITS clocks, an 8 kHz Frame Synchronization clock and a 2 kHz Multi-Frame Synchronization clock, both with programmable pulse width and polarity.

The ACS8522 includes a Serial Port, which can be SPI compatible, providing access to the configuration and status registers for device setup.

The ACS8522 supports IEEE 1149.1^[5] JTAG boundary scan.

The User can choose between OCXO or TCXO to define the Stratum and/or Holdover performance required.

Block Diagram




Figure 1 Block Diagram of the ACS8522 SETS LITE

DATASHEET

Features

FINAL

- Suitable for Stratum 3, 4E, 4 and SONET Minimum Clock (SMC) or SONET/SDH Equipment Clock (SEC) applications (to Telcordia 1244-CORE^[19] Stratum 3 and GR-253^[17], and ITU-T G.813^[11] Options I and II specifications)
- Accepts four individual input reference clocks, all with robust input clock source quality monitoring
- Simultaneously generates four output clocks, plus two Sync pulse outputs
- Absolute Holdover accuracy better than 3 x 10⁻¹⁰ (manual), 7.5 x 10⁻¹⁴ (instantaneous); Holdover stability defined by choice of external XO
- Programmable PLL bandwidth, for wander and jitter tracking/attenuation, 0.1 Hz to 70 Hz in 10 steps
- Automatic hit-less source switchover on loss of input
- Serial SPI compatible interface
- Output phase adjustment in 6 ps steps up to ±200 ns
- IEEE 1149.1^[5] JTAG Boundary Scan
- Available in LQFP 64-pin package
- Single 3.3 V operation. 5 V tolerant
- Lead (Pb)-free version available (ACS8522T), RoHS and WEEE compliant.



ADVANCED COMMUNICATIONS Table of Contents

FINAL

DATASHEET

Page

Section

Description	
Block Diagram	
Features	
Table of Contents	
Pin Diagram	
Pin Description	5
Introduction	7
General Description	7
Overview	
Input Reference Clock Ports	
Locking Frequency Modes	
Clock Quality Monitoring	
Activity Monitoring	
Frequency Monitoring	
Selection of Input Reference Clock Source	
Forced Control Selection	
Automatic Control Selection	
Ultra Fast Switching	
Fast External Switching Mode-SRCSW pin	
Output Clock Phase Continuity on Source Switchover	
Modes of Operation	
Free-run Mode	
Pre-locked Mode	
Locked Mode	
Lost-phase Mode	
Holdover Mode	
Pre-locked2 Mode	
DPLL Architecture and Configuration	
TO DPLL Main Features	
T4 DPLL Main Features	
TO DPLL Automatic Bandwidth Controls	
Phase Detectors	
Phase Lock/Loss Detection	
Damping Factor Programmability Local Oscillator Clock	
Output Wander Jitter and Wander Transfer	
Phase Build-out	
Input-to-Output Phase Adjustment	
Input Wander and Jitter Tolerance	
Using the DPLLs for Accurate Frequency and Phase Reporting	
MFrSync and FrSync Alignment-SYNC2K	
Output Clock Ports	
PECL/LVDS Output Port Selection	
Output Frequency Selection and Configuration	
Power-On Reset	
Serial Interface	



ADVANCED COMMUNICATIONS FINAL	DATASHEET
Section	Page
Register Map	
Register Organization	
Register Access	
Interrupt Enable and Clear	
Defaults	
Register Descriptions	
Electrical Specifications	
JTAG	
Over-voltage Protection	
ESD Protection	
Latchup Protection	
Maximum Ratings	
Operating Conditions	
DC Characteristics	
Jitter Performance	
Input/Output Timing	
Package Information	
Thermal Conditions	
Application Information	
References	
Abbreviations	
Frademark Acknowledgements	
Revision Status/History	
Drdering Information	
Disclaimers	
Contacts	




ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Pin Diagram

Figure 2 ACS8522 Pin Diagram Synchronous Equipment Timing Source for Stratum 3/4E/4 and SMC Systems





ADVANCED COMMUNICATIONS

FINAL

ACS8522 SETS LITE

DATASHEET

Pin Description

Table 1 Power Pins

Pin Number	Symbol	I/0	Туре	Description			
8, 9, 12	VD1+, VD2+, VD3+	Р	-	Supply Voltage: Digital supply to gates in analog section, +3.3 Volts $\pm 10\%$.			
22	VDD_DIFF	Р	-	Supply Voltage: Digital supply for differential output pins 19 and 20, +3.3 Volts ±10%.			
27	VDD5V	Р	-	VDD5V: Digital supply for +5 Volts tolerance to input pins. Connect +5 Volts (±10%) for clamping to +5 Volts. Connect to VDD for clam to +3.3 Volts. Leave floating for no clamping. Input pins tolerant up +5.5 Volts.			
32, 36, 38, 39, 45, 46, 54	VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7	Ρ	-	Supply Voltage: Digital supply to logic, +3.3 Volts ±10%.			
4	VA1+	Р	-	Supply Voltage: Analog supply to clock multiplying PLL, +3.3 Volts ±10%.			
14, 57	VA2+, VA3+	Р	-	Supply Voltage: Analog supply to output PLLs APLL2 and APLL1, +3.3 Volts ±10%.			
15, 58	AGND3, AGND4		-	Supply Ground: Analog ground for output PLLs APLL2 and APLL1.			
7, 10, 11	DGND1, DGND2, DGND3	Р	-	Supply Ground: Digital ground for components in PLLs.			
31, 40, 53	DGND4, DGND5, DGND6	Р	-	Supply Ground: Digital ground for logic.			
21	GND_DIFF	Р	-	Supply Ground: Digital ground for differential output pins 19 and 20.			
1, 3	AGND1, AGND2	Р	-	Supply Ground: Analog grounds.			

Note...I = Input, O = Output, P = Power, $TTL^{U} = TTL$ input with pull-up resistor, $TTL_{D} = TTL$ input with pull-down resistor.

Table 2 Internally Connected Pins

Pin Number	Symbol	I/0	Туре	Description
25, 26, 35,	IC1, IC2, IC3, IC4, IC5, IC6, IC7, IC8, IC9, IC10, IC11	-	-	Internally Connected: Leave to Float.

Table 3 Other Pins

Pin Number	Symbol	I/0	Туре	Description
5	INTREQ	0	TTL/CMOS	Interrupt Request: Active High/Low software Interrupt output.
6	REFCLK	I	TTL	Reference Clock: 12.800 MHz (refer to section headed Local Oscillator Clock).

SEMTECH

ADVANCED COMMUNICATIONS

FINAL

DATASHEET

ACS8522 SETS LITE

Table 3 Other Pins (cont...)

Pin Number	Symbol	I/0	Туре	Description					
13	SRCSW	I	TTLD	Source Switching: Force Fast Source Switching on SEC1 and SEC2.					
17	FrSync	0	TTL/CMOS	Output Reference: 8 kHz Frame Sync output.					
18	MFrSync	0	TTL/CMOS	Output Reference: 2 kHz Multi-Frame Sync output.					
19, 20	01POS, 01NEG	0	LVDS/PECL	Output Reference: Programmable, default 38.88 MHz, LVDS.					
28	SYNC2K	I	TTL _D	Multi-Frame Sync 2kHz input.					
29	SEC1	I	TTLD	Input Reference: Programmable, default 8 kHz.					
30	SEC2	I	TTLD	Input Reference: Programmable, default 8 kHz.					
33	SEC3	I	TTLD	Input Reference: Programmable, default 19.44 kHz.					
34	SEC4	I	TTLD	Input Reference: Programmable, default 19.44 kHz.					
37	TRST	I	ΠL _D	JTAG Control Reset Input: TRST = 1 to enable JTAG Boundary Scan mode. TRST = 0 for Boundary Scan stand-by mode, still allowing corr device operation. If not used connect to GND or leave floating.					
41	TMS	I	TTLD	JTAG Test Mode Select: Boundary Scan enable. Sampled on rising ed of TCK. If not used connect to VDD or leave floating.					
42	CLKE	I	TTLD	SCLK Edge Select: SCLK active edge select, CLKE = 1, selects falling edge of SCLK to be active.					
43	SDI	I	TTL _D	Microprocessor Interface Address: Serial Data Input.					
44	CSB	I	TTL ^U	Chip Select (Active <i>Low</i>): This pin is asserted <i>Low</i> by the microproces to enable the microprocessor interface.					
47	SCLK	I	TTLD	Serial Data Clock. When this pin goes High data is latched from SDI pin.					
48	PORB	I	TTL ^U	Serial Data Clock. When this pin goes <i>High</i> data is latched from SDI p Power-On Reset: Master reset. If PORB is forced <i>Low</i> , all internal state are reset back to default values.					
49	тск	I	TTLD	JTAG Clock: Boundary Scan clock input.					
50	TDO	0	TTL/CMOS	JTAG Output: Serial test data output. Updated on falling edge of TCK.					
51	TDI	I	TTLD	JTAG Input: Serial test data Input. Sampled on rising edge of TCK.					
52	SDO	0	TTLD	Interface Address: SPI compatible Serial Data Output.					
55	02	0	TTL/CMOS	Output Reference 2: Programmable, default 38.88 MHz.					
56	03	0	TTL/CMOS	Output Reference 3: Programmable, default 19.44 MHz.					
59	04	0	TTL/CMOS	Output Reference 4: Programmable, default 1.544/2.048 MHz (BITS).					
64	SONSDHB	Ι	ττι _d	SONET or SDH Frequency Select: Sets the initial power-up state (or state after a PORB) of the SONET/SDH frequency selection registers, Reg. 34 Bit 2, and Reg. 38 Bits 5 and 6. When set <i>Low</i> , SDH rates are selected (2.048 MHz etc.), and when set <i>High</i> , SONET rates are selected (1.544 MHz etc.). The register states can be changed after power-up by software.					



ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Introduction

The ACS8522 is a highly integrated, single-chip solution for the SETS function in a SONET/SDH Network Element, for the generation of SEC and Frame/MultiFrame sync pulses. Digital Phase Locked Loop (DPLL) and direct digital synthesis methods are used in the device so that the overall PLL characteristics are very stable and consistent compared to traditional analog PLLs.

In Free-run mode, the ACS8522 generates a stable, lownoise clock signal at a frequency to the same accuracy as the external oscillator, or it can be made more accurate via software calibration to within 0.02 ppm. In Locked mode, the ACS8522 selects the most appropriate input reference source and generates a stable, low-noise clock signal locked to the selected reference. In Holdover mode, the ACS8522 generates a stable, low-noise clock signal, adjusted to match the last known good frequency of the last selected reference source. A high level of phase and frequency accuracy is made possible by an internal resolution of up to 54 bits and internal Holdover accuracy of 0.0012 ppb (1.2×10^{-12}) . In all modes, the frequency accuracy, jitter and drift performance of the clock meet the requirements of ITU G.736^[7], G.742^[8], G783^[9], G.812^[10], G.813^[11], G.823^[13], G.824^[14] and Telcordia GR-253-CORE^[17] and GR-1244-CORE^[19].

The ACS8522 supports all three types of reference clock source: recovered line clock, PDH network synchronization timing and node synchronization. The ACS8522 generates independent T0 and T4 clocks, an 8 kHz Frame Synchronization clock and a 2 kHz Multi-Frame Synchronization clock.

One key architectural advantage that the ACS8522 has over traditional solutions is in the use of DPLL technology for precise and repeatable performance over temperature or voltage variations and between parts. The overall PLL bandwidth, loop damping, pull-in range and frequency accuracy are all determined by digital parameters that provide a consistent level of performance. An Analog PLL (APLL) takes the signal from the DPLL output and provides a lower jitter output. The APLL bandwidth is set four orders of magnitude higher than the DPLL bandwidth. This ensures that the overall system performance still maintains the advantage of consistent behavior provided by the digital approach.

The DPLLs are clocked by the external Oscillator module (TCXO or OCXO) so that the Free-run or Holdover frequency stability is only determined by the stability of the external oscillator module. This second key advantage confines all temperature critical components to one well defined and pre-calibrated module, whose performance can be chosen to match the application; for example an TCXO for Stratum 3 applications.

All performance parameters of the DPLLs are programmable without the need to understand detailed PLL equations. Bandwidth, damping factor and lock range can all be set directly, for example. The PLL bandwidth can be set over a wide range, 0.1 Hz to 70 Hz in 18 steps, to cover all SONET/SDH clock synchronization applications.

The ACS8522 includes a serial port, providing access to the configuration and status registers for device setup and monitoring.

General Description

Overview

The following description refers to the Block Diagram (Figure 1 on page 1).

The ACS8522 SETS device has four SEC clock inputs (SEC1 to SEC4), and generates four output clocks on outputs O1 to O4. The device offers a total of 55 possible output frequencies. There are two independent paths through the device: TO path comprising TO DPLL and TO Output and Feedback APLLs, and T4 path comprising T4 DPLL and T4 Output APLL.

The TO path is a high quality, highly configurable path designed to provide features necessary for node timing synchronization within a SONET/SDH network. The T4 path is a simpler and less configurable path designed to give a totally independent path for internal equipment synchronization. The device supports use of either or both paths, either locked together or independent.

The four SEC inputs ports are TTL/CMOS, 3 V and 5 V compatible (with clamping if required by connecting the VDD5V pin). Refer to the electrical characteristics section for more information on the electrical compatibility and details. Input frequencies supported range from 2 kHz to 100 MHz.

Common E1, DS1, OC3 and sub-divisions are supported as spot frequencies that the DPLLs will directly lock to. Any input frequency, up to 100 MHz, that is a multiple of 8 kHz can also be locked to via an inbuilt programmable divider.

DATASHEET



ADVANCED COMMUNICATIONS

FINAL

An input reference monitor is assigned to each of the four inputs. The monitors operate continuously such that at all times the status of all of the inputs to the device are known. Each input can be monitored for both frequency and activity, activity alone, or the monitors can be disabled.

The frequency monitors have a "hard" (rejection) alarm limit and a "soft" (flag only) alarm limit for monitoring frequency, whilst the reference is still within its allowed frequency band. Each input reference can be programmed with a priority number allowing references to be chosen according to the highest priority valid input. The two paths (T0 and T4) have independent priorities to allow completely independent operation of the two paths. Both paths operate either automatic or external source selection.

For automatic input reference selection, the TO path has a more complex state machine than the T4 path.

The TO and T4 PLL paths support the following common features:

- Automatic source selection according to input priorities and quality level
- Different quality levels (activity alarm thresholds) for each input
- Variable bandwidth, lock range and damping factor
- Direct PLL locking to common SONET/SDH input frequencies or any integer multiple of 8 kHz up to 100 MHz
- Automatic mode switching between Free-run, Locked and Holdover states
- Fast detection on input failure and entry into Holdover mode (holds at the last good frequency value)
- Frequency translation between input and output rates via direct digital synthesis
- High accuracy digital architecture for stable PLL dynamics combined with an APLL for low jitter final output clocks.

There are a number of features supported by the TO path that are not supported by the T4 path, although these can also all be externally controlled by software.

The additional TO features supported are:

- Non-revertive mode
- Phase Build-out on source switch (hit-less source switching)
- I/O phase offset control

- Greater programmable bandwidth from 0.1 Hz to 70 Hz in 10 steps (T4 path programmable bandwidth in 3 steps, 18, 35 and 70 Hz)
- Noise rejection on low frequency input
- Manual Holdover frequency control
- Controllable automatic Holdover frequency filtering
- Frame Sync pulse alignment.

Either the software or an internal state machine controls the operation of the DPLL in the TO path. The state machine for the T4 path is very simple and cannot be manually/externally controlled, however the overall operation can be controlled by manual reference source selection. One additional feature of the T4 path is the ability to measure a phase difference between two inputs.

The TO path DPLL always produces an output at 77.76 MHz to feed the APLL, regardless of the frequency selected at the output pins. The T4 path can be operated at a number of frequencies. This is to enable the generation of extra output frequencies, which cannot be easily related to 77.76 MHz. When the T4 path is selected to lock to the T0 path, the T4 DPLL locks to the 8 kHz from the T0 DPLL. This is because all of the frequencies of operation of the T4 path can be divided to 8 kHz and this will ensure synchronization of all the frequencies within the two paths.

Both of the DPLLs' outputs are connected to multiplying and filtering APLLs. The outputs of these APLLs are divided making a number of frequencies simultaneously available for selection at the output clock ports. The various combinations of DPLL, APLL and divider configurations allow for generation of a comprehensive set of frequencies as listed in Table 12).

To synchronize the lower output frequencies when the TO PLL is locked to a high frequency reference input, an additional input is provided. The SYNC2K pin (pin 28) is used to reset the dividers that generate the 2 kHz and 8 kHz outputs such that the output 2/8 kHz clocks are lined up with the input 2 kHz. This synchronization method could allow for example, a master and a slave device to be in precise alignment.

The ACS8522 also supports Sync pulse references of 4 kHz or 8 kHz although in these cases frequencies lower than the Sync pulse reference may not necessarily be in phase.



FINAL

DATASHEET

ADVANCED COMMUNICATIONS Input Reference Clock Ports

Table 4 gives details of the input reference ports, showing the input technologies and the range of frequencies supported on each port; the default spot frequencies and default priorities assigned to each port on power-up or by reset are also shown. Note that SDH and SONET networks use different default frequencies; the network type is pinselectable (using either the SONSDHB pin or via software). Specific frequencies and priorities are set by configuration.

The input ports are fully interchangeable.

SDH and SONET networks use different default frequencies; the network type is selectable using *cnfg_input_mode* Reg. 34, Bit 2 *ip_sonsdhb*.

- For SONET, *ip_sonsdhb* = 1
- For SDH, *ip_sonsdhb* = 0

On power-up or by reset, the default will be set by the state of the SONSDHB pin (pin 64). Specific frequencies and priorities are set by configuration.

The frequency selection is programmed via the *cnfg_ref_source_frequency* register (Reg. 22, 23, 27 and 28).

Locking Frequency Modes

There are three locking frequency modes that can be configured: Direct Lock, Lock 8k and DivN.

Direct Lock Mode

In Direct Lock Mode, the internal DPLL can lock to the selected input at the spot frequency of the input, for example 19.44 MHz performs the DPLL phase comparisons at 19.44 MHz.

In Lock8K and DivN modes an internal divider is used prior to the DPLL to divide the input frequency before it is used for phase comparisons in the DPLL.

Lock8K Mode

Lock8K mode automatically sets the divider parameters to divide the input frequency down to 8 kHz. Lock8K can only be used on the supported spot frequencies (see Table 4 Note(i)). Lock8k mode is enabled by setting the Lock8k bit (Bit 6) in the appropriate

cnfg_ref_source_frequency register location. Using lower frequencies for phase comparisons in the DPLL results in a greater tolerance to input jitter. It is possible to choose which edge of the input reference clock to lock to, by setting *8K* edge polarity (Bit 2 of Reg. 03, test_register1).

Input Port	Channel Number (Bin)	Input Port Technology	Frequencies Supported	Default Priority
SEC1	0011	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 8 kHz Default (SDH): 8 kHz	2
SEC2	0100	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 8 kHz Default (SDH): 8 kHz	3
SEC3	1000	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	4
SEC4	1001	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	5

Table 4 Input Reference Source Selection and Priority Table

Note: (i) TTL ports (compatible also with CMOS signals) support clock speeds up to 100 MHz, with the highest spot frequency being 77.76 MHz. The actual spot frequencies are: 2 kHz, 4 kHz, 8 kHz (and N x 8 kHz), 1.544 MHz (SONET)/2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz. SONET or SDH input rate is selected via Reg. 34 Bit 2, ip_sonsdhb).

DATASHEET



EMTECH

DivN Mode

In DivN mode, the divider parameters are set manually by configuration (Bit 7 of the *cnfg_ref_source_frequency* register), but must be set so that the frequency after division is 8 kHz. The DivN function is defined as:

DivN = "Divide by N+ 1", i.e. it is the dividing factor used for the division of the input frequency, and has a value of (N+1) where N is an integer from 1 to 12499 inclusive. Therefore, in DivN mode the input frequency can be divided by any integer value between 2 to 12500. Consequently, any input frequency which is a multiple of 8 kHz, between 8 kHz to 100 MHz, can be supported by using DivN mode.

Note...Any reference input can be set to use DivN independently of the frequencies and configurations of the other inputs. However only one value of N is allowed, so all inputs with DivN selected must be running at the same frequency.

DivN Examples

(a) To lock to 2.000 MHz:

- Set the cnfg_ref_source_frequency register to 10XX0000 (binary) to enable DivN, and set the frequency to 8 kHz - the frequency required after division. (XX = "Leaky Bucket" ID for this input).
- (ii) To achieve 8 kHz, the 2 MHz input must be divided by 250. So, if DivN = 250 = (N + 1)then N must be set to 249. This is done by writing F9 hex (249 decimal) to the DivN register pair Reg. 46/47.
- (b) To lock to 10.000 MHz:
 - (i) The cnfg_ref_source_frequency register is set to 10XX0000 (binary) to set the DivN and the frequency to 8 kHz, the post-division frequency. (XX = "Leaky Bucket" ID for this input).
 - (ii) To achieve 8 kHz, the 10 MHz input must be divided by 1,250. So, if DivN, = 250 = (N+1) then N must be set to 1,249. This is done by writing 4E1 hex (1,249 decimal) to the DivN register pair Reg. 46/47

Clock Quality Monitoring

Clock quality is monitored and used to modify the priority tables. The following parameters are monitored:

1. Activity (toggling).

FINAL

2. Frequency (this monitoring is only performed when there is no irregular operation of the clock or loss of clock condition).


Any reference source that suffers a loss-of-activity or clock-out-of-band condition will be declared as unavailable.

Clock quality monitoring is a continuous process which is used to identify clock problems. There is a difference in dynamics between the selected clock and the other reference clocks. Anomalies occurring on non-selected reference sources affect only that source's suitability for selection, whereas anomalies occurring on the selected clock could have a detrimental impact on the accuracy of the output clock.

Anomalies detected by the activity detector are integrated in a Leaky Bucket Accumulator. Occasional anomalies do not cause the Accumulator to cross the alarm setting threshold, so the selected reference source is retained. Persistent anomalies cause the alarm setting threshold to be crossed and result in the selected reference source being rejected.

Anomalies on the currently locked-to input reference clock, whether affecting signal purity or signal frequency, could induce jitter or frequency offsets in the output clock, leading to anomalous behavior. Anomalies on the selected clock, therefore, have to be detected as they occur and the phase locked loop must be temporarily isolated until the clock is once again pure. The clock monitoring process cannot be used for this because the high degree of accuracy required dictates that the process be slow. To achieve the immediacy required by the phase locked loop requires an alternative mechanism.

The phase locked loop itself contains a fast activity detector such that within approximately two missing input clock cycles, a no-activity flag is raised and the DPLL is frozen in Holdover mode. This flag can also be read as the *main_ref_failed* bit (from Reg. 06, Bit 6) and can be set to indicate a phase lost state by enabling Reg. 73, Bit 6. With the DPLL in Holdover mode it is isolated from further disturbances. If the input becomes available again before the activity or frequency monitor rejection alarms have



been raised, then the DPLL will continue to lock to the input, with little disturbance. In this scenario, with the DPLL in the "locked" state, the DPLL uses "nearest edge locking" mode (±180° capture) avoiding cycle slips or glitches caused by trying to lock to an edge 360° away, as would happen with traditional PLLs.

Activity Monitoring

The ACS8522 has a combined inactivity and irregularity monitor. The ACS8522 uses a Leaky Bucket Accumulator, which is a digital circuit which mimics the operation of an analog integrator, in which input pulses increase the output amplitude but die away over time. Such integrators are used when alarms have to be triggered either by fairly regular defect events, which occur sufficiently close together, or by defect events which occur in bursts. Events which are sufficiently spread out should not trigger the alarm. By adjusting the alarm setting threshold, the point at which the alarm is cleared depends upon the decay rate and the alarm clearing threshold.

On the alarm setting side, if several events occur close together, each event adds to the amplitude and the alarm will be triggered quickly; if events occur further apart, but still sufficiently close together to overcome the decay, the alarm will be triggered eventually. If events occur at a rate which is not sufficient to overcome the decay, the alarm will not be triggered. On the alarm clearing side, if no defect events occur for a sufficient time, the amplitude will decay gradually and the alarm will be cleared when the amplitude falls below the alarm clearing threshold. The ability to decay the amplitude over time allows the importance of defect events to be reduced as time passes by. This means that, in the case of isolated events, the alarm will not be set, whereas, once the alarm becomes set, it will be held on until normal operation has persisted for a suitable time (but if the operation is still erratic, the alarm will remain set). See Figure 3.

There is one Leaky Bucket Accumulator per input channel. Each Leaky Bucket can select from four Configurations (Leaky Bucket Configuration 0 to 3). Each Leaky Bucket Configuration is programmable for size, alarm set and reset thresholds, and decay rate. Each source is monitored over a 128 ms period. If, within a 128 ms period, an irregularity occurs that is not deemed to be due to allowable jitter/wander, then the Accumulator is incremented.

The Accumulator will continue to increment up to the point that it reaches the programmed Bucket size. The "fill rate" of the Leaky Bucket is, therefore, 8 units/second. The "leak rate" of the Leaky Bucket is programmable to be in multiples of the fill rate (x 1, x 0.5, x 0.25 and x 0.125) to give a programmable leak rate from 8 units/sec down to 1 unit/sec. A conflict between trying to "leak" at the same time as a "fill" is avoided by preventing a leak when a fill event occurs.

Disqualification of a non-selected reference source is based on inactivity, or on an out-of-band result from the frequency monitors. The currently selected reference source can be disqualified for phase, frequency, inactivity or if the source is outside the DPLL lock range. If the currently selected reference source is disqualified, the next highest priority, qualified reference source is selected.

Interrupts for Activity Monitors

The loss of the currently selected reference source will eventually cause the input to be considered invalid, triggering an interrupt, if not masked. The time taken to raise this interrupt is dependent on the Leaky Bucket Configuration of the activity monitors. The fastest Leaky Bucket setting will still take up to 128 ms to trigger the interrupt. The interrupt caused by the brief loss of the currently selected reference source is provided to facilitate very fast source failure detection if desired. It is triggered after missing just a couple of cycles of the reference source. Some applications require the facility to switch downstream devices based on the status of the reference sources. In order to provide extra flexibility, it is possible to flag the main_ref_failed interrupt (Reg. 06 Bit 6) on the pin TDO. This is simply a copy of the status bit in the interrupt register and is independent of the mask register settings. The bit is reset by writing to the interrupt status register in the normal way. This feature can be enabled and disabled by writing to Reg. 48 Bit 6.




FINAL



FINAL



ADVANCED COMMUNICATIONS



Leaky Bucket Timing

The time taken (in seconds) to raise an inactivity alarm on a reference source that has previously been fully active (Leaky Bucket empty) will be:

(cnfg_upper_threshold_n) / 8

where n is the number of the Leaky Bucket Configuration. If an input is intermittently inactive then this time can be longer. The default setting of *cnfg_upper_threshold* is 6, therefore the default time is 0.75 s.

The time taken (in seconds) to cancel the activity alarm on a previously completely inactive reference source is calculated, for a particular Leaky Bucket, as:

where:

a = cnfg_decay_rate_n
b = cnfg_bucket_size_n
c = cnfg_lower_threshold_n

(where n = the number of the relevant Leaky Bucket Configuration in each case).

The default setting is shown in the following:

$$[2^1 x (8 - 4)] / 8 = 1.0$$
 secs

Frequency Monitoring

The ACS8522 performs input frequency monitoring to identify reference sources which have drifted outside the acceptable frequency range measured with respect either to the output clock or to the XO clock.

The sts_reference_sources out-of-band alarm for a particular reference source is raised when the reference source is outside the acceptable frequency range. With the default register settings a soft alarm is raised if the drift is outside ± 11.43 ppm and a hard alarm is raised if the drift is outside ± 15.24 ppm. Both of these limits are programmable from 3.8 ppm up to 61 ppm.


The ACS8522 DPLL has a programmable lock and capture range frequency limit up to ± 80 ppm (default is ± 9.2 ppm).

Selection of Input Reference Clock Source

Under normal operation, the input reference sources are selected automatically by an order of priority. But, for special circumstances, such as chip or board testing, the selection may be forced by configuration.

Automatic operation selects a reference source based on its pre-defined priority and its current availability. A table is maintained which lists all reference sources in the order of priority. This is initially defined by the default configuration and can be changed via the Serial interface by the Network Manager. In this way, when all the defined sources are active and valid, the source with the highest programmed priority is selected but, if this source fails, the next-highest source is selected, and so on.

Restoration of repaired reference sources is handled carefully to avoid inadvertent disturbance of the output clock. For this, the ACS8522 has two modes of operation; Revertive and Non-revertive.



In Revertive mode, if a re-validated (or newly validated) source has a higher priority than the reference source which is currently selected, a switch over will take place. Many applications prefer to minimize the clock switching events and choose Non-revertive mode.

SEMTECH

ADVANCED COMMUNICATIONS

In Non-revertive mode, when a re-validated (or newly validated) source has a higher priority then the selected source will be maintained. The re-validation of the reference source will be flagged in the sts_sources_valid register (Reg. OE and OF) and, if not masked, will generate an interrupt. Selection of the re-validated source can take place under software control or if the currently selected source fails.

To enable software control, the software should briefly enable Revertive mode to effect a switch-over to the higher priority source. When there is a reference available with higher priority than the selected reference, there will be NO change of reference source as long as the Non-revertive mode remains on, and the currently selected source is valid. A failure of the selected reference will always trigger a switch-over regardless of whether Revertive or Non-revertive mode has been chosen.

Forced Control Selection

A configuration register, *force_select_reference_source* Reg. 33, controls both the choice of automatic or forced selection and the selection itself (when forced selection is required). For Automatic choice of source selection, the four LSB bit value is set to all zeros or all ones (default). To force a particular input the bit value must be set as follows: 0011 forces SEC1, 0100 forces SEC2, 1000 forces SEC3 and 1001 forces SEC4. Forced selection is not the normal mode of operation, and the *force_select_reference_source* variable is defaulted to the all-one value on reset, thereby adopting the automatic selection of the reference.

Automatic Control Selection

When an automatic selection is required, the *force_select_reference_source* register LSB four bits must be set to all zeros or all ones. The configuration registers, *cnfg_ref_selection_priority* (Reg. 19, 1B and 1C), hold 4-bit values which represents the desired priority of that particular port. Unused ports should be given the value 0000 in the relevant register to indicate they are not to be included in the priority table. On power-up, or following a reset, the whole of the configuration file will be defaulted to the values defined

by Table 4. The selection priority values are all relative to each other, with lower-valued numbers taking higher priorities. Each reference source should be given a unique number: the valid values are 1 to 15 (dec). A value of zero disables the reference source. However if two or more inputs are given the same priority number those inputs will be selected on a first in, first out basis. If the first of two same priority number sources goes invalid the second will be switched in. If the first then becomes valid again, it becomes the second source on the first in, first out basis, and there will not be a switch. If a third source with the same priority number as the other two becomes valid, it joins the priority list on the same first in, first out basis. There is no implied priority based on the channel numbers. Revertive/Non-revertive mode has no effect on sources with the same priority value.

Ultra Fast Switching

FINAL

A reference source is normally disqualified after the Leaky Bucket monitor thresholds have been crossed. An option for a faster disqualification has been implemented, whereby if Reg. 48 Bit 5 (*ultra_fast_switch*) is set, then a loss of activity of just a few reference clock cycles will set the *main_ref_failed* alarm and cause a reference switch. This can be configured (see Reg. 06, Bit 6) to cause an interrupt to occur instead of, or as well as, causing the reference switch.

The sts_interrupts register Reg. 06 Bit 6 (main_ref_failed) is used to flag inactivity on the reference that the device is locked to much faster than the activity monitors can support. If Reg. 48 Bit 6 of the *cnfg_monitors* register (*los_flag_on_TDO*) is set, then the state of this bit is driven onto the TDO pin of the device.

Note... The flagging of the loss of the main reference failure on TDO is simply allowing the status of the sts_interrupts bit main_ref_failed (Reg. O6, Bit 6) to be reflected in the state of the TDO output pin. The pin will, therefore, remain High until the interrupt is cleared. This functionality is not enabled by default so the usual JTAG functions can be used. When the TDO output from the ACS8522 is connected to the TDI pin of the next device in the JTAG scan chain, the implementation should be such that a logic change caused by the action of the interrupt on the TDI input should not effect the operation when JTAG is not active.

Fast External Switching Mode-SRCSW pin

Fast External Switching mode allows fast switching between inputs SEC1 and SEC2 only. The mode must first be enabled before switching can take place, and then switching is controlled via the SRCSW pin.

DATASHEET

DATASHEET



ADVANCED COMMUNICATIONS

FINAL

There are two ways to enable Fast External Switching mode:

- Mode enable by register write by writing to Reg. 48 Bit 4, or
- Mode enable by hardware "initialization" by holding SRCSW *High* throughout reset and for at least a further 251 ms after PORB has gone *High* (250 ms allowance for the internal reset to be removed plus 1 ms allowance for APLLs to start-up and become stable). A simple external circuit to set SCRSW high for the required period is shown in "Simplified Application Schematic" on page 114. If SCRSW pin is held *Low* at any time during the 251 ms initialization period, this may result in Fast External Switching mode not being enabled correctly.

Once Fast External Switching mode is enabled, then the value of the SRCSW pin directly selects either SEC1 (SRCSW *High*) or SEC2 (SRCSW *Low*). If this mode is enabled by hardware initialization, then it configures the default frequency tolerance of SEC1 and SEC2 to \pm 80 ppm (Reg. 41 and Reg. 42). Either of these registers can be subsequently reconfigured by external software, if required.

When Fast External Switching mode is enabled, the device operates as a simple switch. All clock monitoring is disabled and the DPLL will simply be forced to try to lock on to the indicated reference source. Consequently the device will always indicate "locked" state in the sts_operating register (Reg. 09, Bits 2:0).

Output Clock Phase Continuity on Source Switchover

If either PBO is selected on (default), or, if DPLL frequency limit is set to less than ± 30 ppm or (± 9.2 ppm default), the device will always comply with GR-1244-CORE^[19] specification for Stratum 3 (maximum rate of phase change of 81 ns/1.326 ms), for all input frequencies.

Modes of Operation

The ACS8522 has three primary modes of operation (Free-run, Locked and Holdover) supported by three secondary, temporary modes (Pre-locked, Lost-phase and Pre-locked2). These are shown in the State Transition Diagram, Figure 4.

The ACS8522 can operate in Forced or Automatic control. On reset, the ACS8522 reverts to Automatic Control, where transitions between states are controlled completely automatically. Forced Control can be invoked by configuration, allowing transitions to be performed under external control. This is not the normal mode of operation, but is provided for special occasions such as testing, or where a high degree of hands-on control is required.

Free-run Mode

The Free-run mode is typically used following a power-onreset or a device reset before network synchronization has been achieved. In the Free-run mode, the timing and synchronization signals generated from the ACS8522 are based on the 12.800 MHz clock frequency provided from the external oscillator and are not synchronized to an input reference source. By default, the frequency of the output clock is a fixed multiple of the frequency of the external oscillator, and the accuracy of the output clock is equal to the accuracy of the oscillator. However the external oscillator frequency can be calibrated to improve its accuracy by a software calibration routine using register *cnfg_nominal_frequency* (Reg. 3C and 3D). For example a 500 ppm offset crystal could be made to look like one accurate to within ±0.02 ppm.

The transition from Free-run to Pre-locked occurs when the ACS8522 selects a reference source.

Pre-locked Mode

The ACS8522 will enter the Locked state in a maximum of 100 seconds, as defined by GR-1244-CORE^[19] specification, if the selected reference source is of good quality. If the device cannot achieve lock within 100 seconds, it reverts to Free-run mode and another reference source is selected.

Locked Mode

The Locked mode is entered from Pre-locked, Pre-locked2 or Phase-lost mode when an input reference source has been selected and the DPLL has locked. The DPLL is considered to be locked when the phase loss/lock detectors (See"Phase Lock/Loss Detection" on page 19) indicate that the DPLL has remained in phase lock continuously for at least one second. When the ACS8530 is in Locked mode, the output frequency and phase tracks that of the selected input reference source.

Lost-phase Mode

Lost-phase mode is used whenever the phase loss/lock detectors (See"Phase Lock/Loss Detection" on page 19)

DATASHEET



ADVANCED COMMUNICATIONS

indicate that the DPLL has lost phase lock. The DPLL will still be trying to lock to the input clock reference, if it exists. If the Leaky Bucket Accumulator calculates that the anomaly is serious, the device disqualifies the reference source. If the device spends more than 100 seconds in Lost-phase mode, the reference is disqualified and a phase alarm is raised on it. If the reference is disqualified, one of the following transitions takes place:

1. Go to Pre-locked2;

- If a known good stand-by source is available.

Go to Holdover;
 If no stand-by sources are available.

Holdover Mode

Holdover mode is the operating condition the device enters when its currently selected input source becomes invalid, and no other valid replacement source is available. In this mode, the device resorts to using stored frequency data, acquired when the input reference source was still valid, to control its output frequency.

In Holdover mode, the ACS8522 provides the timing and synchronization signals to maintain the Network Element but is not phase locked to any input reference source. Its output frequency is determined by an averaged version of the DPLL frequency when last in the Locked Mode.

Holdover can be configured to operate in either:

- Automatic mode (Reg. 34 Bit 4, cnfg_input_mode: man_holdover set Low), or
- Manual mode (Reg. 34 Bit 4, cnfg_input_mode: man_holdover set High).

Automatic Mode

In Automatic mode, the device can be configured to operate using either:

- Averaged (Reg. 40 Bit 7, cnfg_holdover_modes, auto_averaging: set High), or
- Instantaneous (Reg. 40 Bit 7, cnfg_holdover_modes, auto_averaging: set Low).

Averaged

In the Averaged mode, the frequency (as reported by *sts_current_DPLL_frequency*, see Reg. OC, Reg. OD and Reg. O7) is filtered internally using an Infinite Impulse Response filter, which can be set to either:

- Fast (Reg. 40 Bit 6, cnfg_holdover_modes, fast_averaging: set High), giving a -3 dB filter response point corresponding to a period of approximately eight minutes, or
- Slow (Reg. 40 Bit 6, cnfg_holdover_modes, fast_averaging: set Low) giving a -3 dB filter response point corresponding to a period of approximately 110 minutes.

Instantaneous

FINAL


In Instantaneous mode, the DPLL freezes at the frequency it was operating at the time of entering Holdover mode. It does this by using only its internal DPLL integral path value (as reported in Reg. OC, OD, and O7) to determine output frequency. The DPLL proportional path is not used so that any recent phase disturbances have a minimal effect on the Holdover frequency. The integral value used can be viewed as a filtered version of the locked output frequency over a short period of time. The period being in inverse proportion to the DPLL bandwidth setting.


Manual Mode

(Reg. 34 Bit 4, cnfg_input_mode, man_holdover set High.) The Holdover frequency is determined by the value in register cnfg_holdover_frequency (Reg. 3E, Reg. 3F, and part of Reg. 40). This is a 19-bit signed number, with a LSB resolution of 0.0003068 ppm, which gives an adjustment range of ±80 ppm. This value can be derived from a reading of the register


sts_current_DPLL_frequency (Reg. OD, OC and O7), which gives, in the same format, an indication of the current output frequency deviation, which would be read when the device is locked. If required, this value could be read by external software and averaged over time. The averaged value could then be fed to the *cnfg_holdover_frequency* register, ready for setting the averaged frequency value when the device enters Holdover mode. The *sts_current_DPLL_frequency* value is internally derived from the Digital Phase Locked Loop (DPLL) integral path, which represents a short-term average measure of the current frequency, depending on the locked loop bandwidth (Reg. 67) selected.

It is also possible to combine the internal averaging filters with some additional software filtering. For example the internal fast filter could be used as an anti-aliasing filter and the software could further filter this before determining the actual Holdover frequency. To support this feature, a facility to read out the internally averaged frequency has been provided.





www.semtech.com



Page 16

EMTECH

ADVANCED COMMUNICATIONS

Figure 4 Automatic Mode Control State Diagram

(1) Reset

FINAL

Free-run select ref (state 001)

DATASHEET

ACS8522 SETS LITE

DATASHEET



ADVANCED COMMUNICATIONS

FINAL

By setting Reg. 40, Bit 5, *cnfg_holdover_modes*, *read_average*, the value read back from the *cnfg_holdover_frequency* register will be the filtered value. The filtered value is available regardless of what actual Holdover mode is selected. Clearly this results in the register not reading back the data that was written to it.

Example: Software averaging to eliminate temperature drift.

Select Manual Holdover mode by setting Reg. 34 Bit 4, cnfg_input_mode, man_holdover High.

Select Fast Holdover Averaging mode by setting Reg. 40 Bit 6, *cnfg_holdover_modes*, *auto_averaging High* and Reg. 40 Bit 7 *High*.

Select to be able to read back filtered output by setting Reg. 40 Bit 5, *cnfg_holdover_modes*, *read_average High*.

Software periodically reads averaged value from the *cnfg_holdover_frequency* register and the temperature (not supplied from ACS8522). Software processed frequency and temperature and places data in software look-up table or other algorithm. Software writes back appropriate averaged value into the *cnfg_holdover_frequency* register.

Once Holdover mode is entered, software periodically updates the *cnfg_holdover_frequency* register using the temperature information (not supplied from ACS8522).

Mini-holdover Mode

Holdover mode so far described refers to a state to which the internal state machine switches as a result of activity or frequency alarms, and this state is reported in Reg. 09. To avoid the DPLL's frequency being pulled off as a result of a failed input, then the DPLL has a fast mechanism to freeze its current frequency within one or two cycles of the input clock source stopping. Under these circumstances the DPLL enters Mini-holdover mode; the Mini-holdover frequency used being determined by Reg. 40, Bits [4:3], *cnfg_holdover_modes, mini_holdover_mode.*

Mini-holdover mode only lasts until one of the following happens:

- A new source has been selected, or
- The state machine enters Holdover mode, or
- The original fault on the input recovers.

External Factors Affecting Holdover Mode

If the external TCXO/OCXO frequency is varying due to temperature fluctuations in the room, then the

instantaneous value can be different from the average value, and then it may be possible to exceed the 0.05 ppm limit (depending on how extreme the temperature fluctuations are). It is advantageous to shield the TCXO/OCXO to slow down frequency changes due to drift and external temperature fluctuations.

The frequency accuracy of Holdover mode has to meet the ITU-T, ETSI and Telcordia performance requirements. The performance of the external oscillator clock is critical in this mode, although only the frequency stability is important - the stability of the output clock in Holdover is directly related to the stability of the external oscillator.

Pre-locked2 Mode

This state is very similar to the Pre-Locked state. It is entered from the Holdover state when a reference source has been selected and applied to the phase locked loop. It is also entered if the device is operating in Revertive mode and a higher-priority reference source is restored.

Upon applying a reference source to the phase locked loop, the ACS8522 will enter the Locked state in a maximum of 100 seconds, as defined by GR-1244-CORE^[19] specification, if the selected reference source is of good quality.

If the device cannot achieve lock within 100 seconds, it reverts to Holdover mode and another reference source is selected.

DPLL Architecture and Configuration

A Digital PLL gives a stable and consistent level of performance that can be easily programmed for different dynamic behavior or operating range. It is not affected by operating conditions or silicon process variations. Digital synthesis is used to generate all required SONET/SDH output frequencies. The digital logic operates at 204.8 MHz that is multiplied up from the external 12.800 MHz oscillator module. Hence the best resolution of the output signals from the DPLL is one 204.8 MHz cycle or 4.9 ns.

Additional resolution and lower final output jitter is provided by a de-jittering Analog PLL that reduces the 4.9 ns pk-pk jitter from the digital down to 500 ps pk-pk and 60 ps RMS as typical final outputs measured broadband (from 10 Hz to 1 GHz).

This arrangement combines the advantages of the flexibility and repeatability of a DPLL with the low jitter of an APLL. The DPLLs in the ACS8522 are uniquely very

DATASHEET



ADVANCED COMMUNICATIONS

FINAL

programmable for all PLL parameters of bandwidth (from 0.1 Hz up to 70 Hz), damping factor (from 1.2 to 20), frequency acceptance and output range (from 0 to 80 ppm, typically 9.2 ppm), input frequency (12 common SONET/SDH spot frequencies) and input-to-output phase offset (in 6 ps steps up to 200 ns). There is no requirement to understand the loop filter equations or detailed gain parameters since all high level factors such as overall bandwidth can be set directly via registers in the microprocessor interface. No external critical components are required for either the internal DPLLs or APLLs, providing another key advantage over traditional discrete designs.

The T4 DPLL is similar in structure to the T0 DPLL, but since the T4 is only providing a clock synthesis and input to output frequency translation function, with no defined requirement for jitter attenuation or input phase jump absorption, then its bandwidth is limited to the high end and the T4 does not incorporate many of the Phase Buildout and adjustment facilities of the T0 DPLL.

TO DPLL Main Features

- Two programmable DPLL bandwidth controls (Locked and Acquisition bandwidth), each with 10 steps from 0.1 Hz to 70 Hz
- Programmable damping factor: For optional faster locking and peaking control. Factors = 1.2, 2.5, 5, 10 or 20
- Multiple phase lock detectors
- Input to output phase offset adjustment (Master/Slave), ±200 ns, 6 ps resolution step size
- PBO phase offset on source switching disturbance down to ±5 ns
- Multi-cycle phase detection and locking, programmable up to ±8192 UI - improves jitter tolerance in direct lock mode
- Holdover frequency averaging with a choice of: Average times: 8 minutes or 110 minutes. Value can also be read out.
- Multiple E1 and DS1 outputs supported
- Low jitter MFrSync (2 kHz) and FrSync (8 kHz) outputs.

T4 DPLL Main Features

- Single programmable DPLL bandwidth control: 18 Hz, 35 Hz or 70 Hz
- Programmable damping factor: For optional faster locking and peaking control. Factors = 1.2, 2.5, 5, 10 or 20
- Multiple phase lock detectors
- Multi-cycle phase detection and locking, programmable up to ±8192 UI - improves jitter tolerance in direct lock mode
- DS3/E3 support (44.736 MHz / 34.368 MHz) at same time as OC-N rates from TO DPLL
- Low jitter E1/DS1 options at same time as OC-N rates from T0 DPLL
- Frequencies of n x E1/DS1 including 16 and 12 x E1, and 16 and 24 x DS1 supported
- Low jitter MFrSync (2 kHz) and FrSync (8 kHz) outputs
- Can use the T4 DPLL as an Independent FrSync DPLL
- Can use the phase detector in T4 DPLL to measure the input phase difference between two inputs.

The structure of the TO and T4 PLLs are shown later in Figure 10 in the section on output clock ports. That section also details how the DPLLs and particular output frequencies are configured. The following sections detail some component parts of the DPLL.

TO DPLL Automatic Bandwidth Controls

In Automatic Bandwidth Selection mode (Reg. 3B), the TO DPLL bandwidth setting is selected automatically from the Acquisition Bandwidth or Locked Bandwidth configurations programmed in *cnfg_TO_DPLL_acq_bw* Reg. 69 and *cnfg_TO_DPLL_locked_bw* Reg. 67 respectively. If this mode is not selected, the DPLL acquires and locks using only the bandwidth set by Reg. 67.

Phase Detectors

A Phase and Frequency detector is used to compare input and feedback clocks. This operates at input frequencies up to 77.76 MHz. The whole DPLL can operate at spot frequencies from 2 kHz up to 77.76 MHz. A common arrangement however is to use Lock8k mode (see Bit 6 of Reg. 22, 23, 27 and 28) where all input frequencies are divided down to 8 kHz internally. Marginally better MTIE figures may be possible in direct lock mode due to more regular phase updates.

DATASHEE



ADVANCED COMMUNICATIONS

FINAL

A patented multi-phase detector is used in order to give an infinitesimally small input phase resolution combined with large jitter tolerance. The following phase detectors are used:

- Phase and frequency detector (±360° or ±180° range)
- An early/late phase detector for fine resolution
- A multi-cycle phase detector for large input jitter tolerance (up to 8191 UI), which captures and remembers phase differences of many cycles between input and feedback clocks.

The phase detectors can be configured to be immune to occasional missing input clock pulses by using nearest edge detection ($\pm 180^{\circ}$ capture) or the normal $\pm 360^{\circ}$ phase capture range which gives frequency locking. The device will automatically switch to nearest edge locking when the multi-UI phase detector is not enabled and the other phase detectors have detected that phase lock has been achieved.

It is possible to disable the selection of nearest edge locking via Reg. 03 Bit 6 set to 1. In this setting, frequency locking will always be enabled.

The balance between the first two types of phase detector employed can be adjusted via registers 6A to6D. The default settings should be sufficient for all modes. Adjustment of these settings affects only small signal overshoot and bandwidth.

The multi-cycle phase detector is enabled via Reg. 74, Bit 6 set to 1 and the range is set in exponentially increasing steps from ± 1 UI, 3 UI, 7 UI, 15 UI ... up to 8191 UI via Reg. 74, Bits [3:0].

When this detector is enabled it keeps a track of the correct phase position over many cycles of phase difference to give excellent jitter tolerance. This provides an alternative to switching to Lock8k mode as a method of achieving high jitter tolerance.

An additional control (Reg. 74 Bit 5) enables the multiphase detector value to be used in the final phase value as part of the DPLL loop. When enabled by setting *High*, the multi cycle phase value will be used in the loop and gives faster pull in (but more overshoot). The characteristics of the loop will be similar to Lock8k mode where again large input phase differences contribute to the loop dynamics. Setting the bit *Low* only uses a max figure of 360 degrees in the loop and will give slower pullin but gives less overshoot. The final phase position that the loop has to pull in to is still tracked and remembered by the multi-cycle phase detector in either case.

Phase Lock/Loss Detection

Phase lock/loss detection is handled in several ways. Phase loss can be triggered from:

- The fine phase lock detector, which measures the phase between input and feedback clock
- The coarse phase lock detector, which monitors whole cycle slips
- Detection that the DPLL is at min. or max. frequency
- Detection of no activity on the input.

Each of these sources of phase loss indication is individually enabled via register bits (see Reg. 73, 74 and 4D). Phase lock or lost is used to determine whether to switch to nearest edge locking and whether to use acquisition or Locked bandwidth settings for the DPLL. Acquisition bandwidth is used for faster pull-in from an unlocked state.

The coarse phase lock detector detects phase differences of n cycles between input and feedback clocks, where n is set by Reg. 74, Bits 3:0; the same register that is used for the coarse phase detector range, since these functions go hand in hand. This detector may be used in the case where it is required that a phase loss indication is not given for reasonable amounts of input jitter and so the fine phase loss detector is disabled and the coarse detector is used instead.

Damping Factor Programmability

The DPLL damping factor is set by default to provide a maximum wander gain peak of around 0.1 dB. Many of the specifications (e.g. GR-1244-CORE^[19], G.812^[10] and G.813^[11]) specify a wander transfer gain of less than 0.2 dB. GR-253^[17] specifies jitter (not wander) transfer of less than 0.1 dB. To accommodate the required levels of transfer gain, the ACS8522 provides a choice of damping factors, with more choice given as the bandwidth setting increases into the frequency regions classified as jitter. Table 5 shows which damping factors are available for selection at the different bandwidth settings, and what the corresponding jitter transfer approximate gain peak will be.

DATASHEET



EMTECH

Table 5 Available Damping Factors for different DPLLBandwidths, and associated Jitter Peak Values

Bandwidth	Reg. 6B [2:0]	Damping Factor selected	Gain Peak/ dB		
0.1 Hz to 4 Hz	1, 2, 3, 4, 5	5	0.1		
8 Hz	1	2.5	0.2		
	2, 3, 4, 5	5	0.1		
18 Hz	1	1.2	0.4		
	2	2.5	0.2		
	3, 4, 5	5	0.1		
35 Hz	1	1.2	0.4		
	2	2.5	0.2		
	3	5	0.1		
	4, 5	10	0.06		
70 Hz	1	1.2	0.4		
	2	2.5	0.2		
	3	5	0.1		
	4	10	0.06		
	5	20	0.03		

Local Oscillator Clock

The Master system clock on the ACS8522 should be provided by an external clock oscillator of frequency 12.800 MHz. The clock specification is important for meeting the ITU/ETSI and Telcordia performance requirements for Holdover mode. ITU and ETSI specifications permit a combined drift characteristic, at constant temperature, of all non-temperature-related parameters, of up to 10 ppb per day. The same specifications allow a drift of 1 ppm over a temperature range of 0 to +70°C.

Table 6 ITU and ETSI Specification

Parameter	Value
Tolerance	±4.6 ppm over 20 year lifetime
Drift (Frequency Drift	±0.05 ppm/15 seconds @ constant temp.
over supply	±0.01 ppm/day @ constant temp.
voltage range of +2.7 V to +3.3 V)	±1 ppm over temp. range 0 to +70°C

Telcordia specifications are somewhat tighter, requiring a non-temperature-related drift of less than 40 ppb per day

Table 7 Telcordia GR-1244 CORE Specification

Parameter	Value
Tolerance	±4.6 ppm over 20 year lifetime
Drift (Frequency Drift	±0.05 ppm/15 seconds @ constant temp.
(Frequency Drift over supply	±0.04 ppm/15 seconds @ constant temp.
voltage range of +2.7 V to +3.3 V)	±0.28 ppm/over temp. range 0 to +50°C

and a drift of 280 ppb over the temperature range 0 to +50°C. Please contact Semtech for information on crystal oscillator suppliers

Crystal Frequency Calibration

FINAL

The absolute crystal frequency accuracy is less important than the stability since any frequency offset can be compensated by adjustment of register values in the IC. This allows for calibration and compensation of any crystal frequency variation away from its nominal value. \pm 50 ppm adjustment would be sufficient to cope with most crystals, in fact the range is an order of magnitude larger due to the use of two 8-bit register locations. The setting of the *cnfg_nominal_frequency* register allows for this adjustment. An increase in the register value increases the output frequencies by 0.0196229 ppm for each LSB step.

Note... The default register value (in decimal) = 39321(9999 hex) = 0 ppm offset. The minimum to maximum offset range of the register is 0 to 65535 dec, giving an adjustment range of -771 ppm to +514 ppm of the output frequencies, in 0.0196229 ppm steps.

Example: If the crystal was oscillating at 12.800 MHz + 5 ppm, then the calibration value in the register to give a - 5 ppm adjustment in output frequencies to compensate for the crystal inaccuracy, would be:

39321 - (5 / 0.0196229) = 39066 (dec) = 989A (hex).

Output Wander

Wander and jitter present on the output clocks are dependent on:

- The magnitudes of wander and jitter on the selected input reference clock (in Locked mode)
- The internal wander and jitter transfer characteristic (in Locked mode)
- The jitter on the local oscillator clock
- The wander on the local oscillator clock (in Holdover mode).

Wander and jitter are treated in different ways to reflect their differing impacts on network design. Jitter is always



ADVANCED COMMUNICATIONS

FINAL

DATASHEET

strongly attenuated, whilst wander attenuation can be varied to suit the application and operating state. Wander and jitter attenuation is performed using a digital phase locked loop (DPLL) with a programmable bandwidth. This gives a transfer characteristic of a low pass filter, with a programmable pole. It is sometimes necessary to change the filter dynamics to suit particular circumstances - one example being when locking to a new source, the filter can be opened up to reduce locking time and can then be tightened again to remove wander. A change between different bandwidths for locking and for acquisition is handled automatically within the ACS8522.

There may be a phase shift across the ACS8522 between the selected input reference source and the output clock over time, mainly caused by frequency wander in the external oscillator module. Higher stability XOs will give better performance for MTIE. The oscillator becomes more critical at DPLL bandwidth near to or below 0.1 Hz since the rate of change of the DPLL may be slow compared to the rate of change of the oscillator frequency. Shielding of the OCXO or TCXO can further slow down the rate of change of temperature and hence frequency, thus improving output wander performance.

The phase shift may vary over time but will be constrained to lie within specified limits. The phase shift is characterized using two parameters, MTIE (Maximum Time Interval Error) and TDEV (Time Deviation) which, although being specified in all relevant specifications, differ in acceptable limits in each one.

Typical measurements for the ACS8522 are shown in Figure 5, for Locked mode operation. Figure 6 shows a typical measurement of Phase Error accumulation in Holdover mode operation.

The required performance for phase variation during Holdover is specified in several ways and depends on the relevant specification (See "References" on page 115), for example:

- 1. ETSI ETS-300 462-5^[4], Section 9.1, requires that the short-term phase error during switchover (i.e. Locked to Holdover to Locked) be limited to an accumulation rate no greater than 0.05 ppm during a 15 second interval.
- 2. ETSI ETS-300 462-5^[4], Section 9.2, requires that the long-term phase error in the Holdover mode should not exceed: $(21 + 22)S + 0.55S^2 + 0$

```
\{(a1 + a2)S + 0.5bS^2 + c\}
where
```

a1 = 50 ns/s (allowance for initial frequency offset) a2 = 2000 ns/s (allowance for temperature variation) b = 1.16×10^{-4} ns/s² (allowance for ageing) c = 120 ns (allowance for entry into Holdover mode).

- S = Elapsed time (s) after loss of external ref. input
- 3. ANSI Tin1.101-1999^[1], Section 8.2.2, requires that the phase variation be limited so that no more than 255 slips (of 125 μ s each) occur during the first day of Holdover. This requires a frequency accuracy better than:

 $((24x60x60)+(255x125\mu s))/(24x60x60) = 0.37 \text{ ppm}$ Temperature variation is not restricted, except to within the normal bounds of 0 to 50 °C.

- Telcordia GR-1244-CORE^[19], Section 5.2, shows that an initial frequency offset of 50 ppb is permitted on entering Holdover, whilst a drift over temperature of 280 ppb is allowed; an allowance of 40 ppb is permitted for all other effects.
- ITU G.822^[12], Section 2.6, requires that the slip rate during category (b) operation (interpreted as being applicable to Holdover mode operation) be limited to less than 30 slips (of 125 μs each) per hour.

 $((60 \times 60) + (30 \times 125 \ \mu s))/(60 \times 60)) = 1.042 \ ppm$



ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Figure 5 Maximum Time Interval Error and Time Deviation of TO PLL Output Port





Figure 6 Phase Error Accumulation of TO PLL Output Port in Holdover Mode



DATASHEET



The ACS8522 has a programmable jitter and wander transfer characteristic. This is set by the DPLL bandwidth. The -3 dB jitter transfer attenuation point can be set in the range from 0.1 Hz to 70 Hz in 10 steps. The wander and jitter transfer characteristic is shown in Figure 7. Wander on the local oscillator clock will not have a significant effect on the output clock whilst in Locked mode, provided that the DPLL bandwidth is set high enough so that the DPLL can compensate quickly enough for any frequency changes in the crystal.

EMTECH

ADVANCED COMMUNICATIONS

Jitter and Wander Transfer

In Free-run or Holdover mode wander on the crystal is more significant. Variation in crystal temperature or supply voltage both cause drifts in operating frequency, as does ageing. These effects must be limited by careful selection of a suitable component for the local oscillator, as specified in the section See Local Oscillator Clock.

Phase Build-out

Phase Build-out (PBO) is the function to minimize phase transients on the output SEC clock during input reference switching. If the currently selected input reference clock source is lost (due to a short interruption, out of frequency detection, or complete loss of reference) the second, next highest priority reference source will be selected, and a PBO event triggered.


5

ITU-T G.813^[11] states that the maximum allowable shortterm phase transient response, resulting from a switch from one clock source to another, with Holdover mode entered in between, should be a maximum of 1 µs over a 15 second interval. The maximum phase transient or jump should be less than 120 ns at a rate of change of less than 7.5 ppm and the Holdover performance should be better than 0.05 ppm. The ACS8522 performance is well within this requirement. The typical phase disturbance on clock reference source switching will be less than 5 ns on the ACS8522.

When a PBO event is triggered, the device enters a temporary Holdover state. When in this temporary state, the phase of the input reference is measured, relative to the output. The device then automatically accounts for any measured phase difference and adds the appropriate phase offset into the DPLL to compensate. Following a PBO event, whatever the phase difference on change of input, the output phase transient is minimized to be no greater than 5 ns.

On the ACS8522, PBO can be enabled, disabled or frozen using the serial interface. By default, it is enabled. When PBO is enabled, PBO can also be frozen (at the current offset setting). The device will then ignore any further PBO events occurring on any subsequent reference switch, and maintain the current phase offset. If PBO is disabled

Figure 7 Sample of Wander and Jitter Measured Transfer Characteristics



FINAL

DATASHEET



ADVANCED COMMUNICATIONS

FINAL

while the device is in the Locked mode, there may be a phase shift on the output SEC clocks as the DPLL locks back to 0 degrees phase error. The rate of phase shift will depend on the programmed bandwidth. Enabling PBO whilst in the Locked stated will also trigger a PBO event.

PBO Phase Offset

In order to minimize the systematic (average) phase error for PBO, a PBO Phase Offset can be programmed in 0.101 ns steps in the $cnfg_PBO_phase_offset$ register, Reg.72. The range of the programmable PBO phase offset is restricted to ± 1.4 ns. This can be used to eliminate an accumulation of phase shifts in one direction.

Input-to-Output Phase Adjustment

When PBO is off (including Auto-PBO on phase transients), such that the system always tries to align the outputs to the inputs at the 0° position, there is a mechanism provided in the ACS8522 for precise fine tuning of the output phase position with respect to the input. This can be used to compensate for circuit and board wiring delays. The output phase can be adjusted in 6 ps steps up to 200 ns in a positive or negative direction. The phase adjustment actually changes the phase position of the feedback clock so that the DPLL adjusts the output clock phases to compensate. The rate of change of phase is therefore related to the DPLL bandwidth. For the DPLL to track large instant changes in phase, either Lock8k mode should be on, or the coarse phase detector should be enabled. Register cnfg_phase_offset at Reg. 70 and 71 controls the output phase, which is only used when PBO is off (Reg. 48, Bit 2 = 0 and Reg. 76, Bit 4 = 0).

Input Wander and Jitter Tolerance

The ACS8522 is compliant to the requirements of all relevant standards, principally ITU Recommendation $G.825^{[15]}$, ANSI DS1.101-1999^[1], Telcordia GR1244^[19], GR253^[17], G812^[10], G813^[11] and ETS 300 462-5 (1996)^[4].

All reference clock inputs have a tight frequency tolerance but a generous jitter tolerance. Pull-in, hold-in and pull-out ranges are specified in Table 8. Minimum jitter tolerance masks are specified in Figures 8 and 9, and Tables 8 and 10, respectively. The ACS8522 will tolerate wander and jitter components greater than those shown in Figure 8 and Figure 9, up to a limit determined by a combination of the apparent long-term frequency offset caused by wander and the eye-closure caused by jitter (the input source will be rejected if the offset pushes the frequency outside the hold-in range for long enough to be detected, whilst the signal will also be rejected if the eye closes sufficiently to affect the signal purity). Either the Lock8k mode, or one of the extended phase capture ranges should be engaged for high jitter tolerance according to these masks.

All reference clock ports are monitored for quality, including frequency offset and general activity. Single short-term interruptions in selected reference clocks may not cause re- arrangements, whilst longer interruptions, or multiple, short-term interruptions, will cause rearrangements, as will frequency offsets which are sufficiently large or sufficiently long to cause loss-of-lock in the phase-locked loop. The failed reference source will be removed from the priority table and declared as unserviceable, until its perceived quality has been restored to an acceptable level.



ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Table 8 Input Reference Source Jitter Tolerance

Jitter Tolerance	Frequency Monitor Acceptance Range	Frequency Acceptance Range (Pull-in)	Frequency Acceptance Range (Hold-in)	Frequency Acceptance Range (Pull-out)		
G.703 ^[6]						
G.783 ^[9]	±16.6 ppm	±4.6 ppm (see Note (i))	±4.6 ppm (see Note (i))	±4.6 ppm (see Note (i))		
G.823 ^[13]	110.0 ppm	±9.2 ppm (see Note (ii))	±9.2 ppm (see Note (ii))	±9.2 ppm (see Note (ii))		
GR-1244-CORE ^[19]						

Notes: (i) The frequency acceptance and generation range will be ± 4.6 ppm around the required frequency when the external crystal frequency accuracy is within a tolerance of ± 4.6 ppm.

(ii) The fundamental acceptance range and generation range is ±9.2 ppm with an exact external crystal frequency of 12.800 MHz. This is the default DPLL range, the range is also programmable from 0 to 80 ppm in 0.08 ppm steps.






Table 9 Amplitude and Frequency Values for Jitter Tolerance (OC-3/STM-1)

STM level	Peak to peak amplitude (unit Interval)					unit Frequency (Hz)									
	AO	A1	A2	A3	A4	FO	F1	F2	F3	F4	F5	F6	F7	F8	F9
STM-1	2800	311	39	1.5	0.15	12 u	178 u	1.6 m	15.6 m	0.125	19.3	500	6.5 k	65 k	1.3




ADVANCED COMMUNICATIONS

ACS8522 SETS LITE

DATASHEET

Figure 9 Minimum Input Jitter Tolerance (DS1/E1)



FINAL

 Table 10 Amplitude and Frequency Values for Jitter Tolerance (DS1/E1)

Туре	Spec.	Amplitude (UI pk-pk)		Frequency (Hz)			
		A1	A2	F1	F2	F3	F4
DS1	GR-1244-CORE ^[19]	5	0.1	10	500	8 k	40 k
E1	ITU G.823 ^[13]	1.5	0.2	20	2.4 k	18 k	100

Using the DPLLs for Accurate Frequency and Phase Reporting

The frequency monitors in the ACS8522 perform frequency monitoring with a programmable acceptable limit of up to ±60.96 ppm. The resolution of the measurement is 3.8 ppm and the measured frequency can be read back from Reg. 4C, with channel selection at Reg. 4B. For more accurate measurement of both frequency and phase, the TO and T4 DPLLs and their phase detectors, can be used to monitor both input frequency and phase. The T0 DPLL is always monitoring the currently locked to source, but if the T4 path is not used then the T4 DPLL can be used as a roving phase and frequency meter. Via software control it could be switched to monitor each input in turn and both the phase and frequency can be reported with a very fine resolution.

The registers sts_current_DPLL_frequency (Reg. OC, Reg. OD and Reg. O7) report the frequency of either the TO or T4 DPLL with respect to the external crystal XO frequency (after calibration via Reg. 3C, 3D if used). The selection of T4 or TO DPLL reporting is made via Reg. 4B, Bit 4. The value is a 19-bit signed number with one LSB representing 0.0003068 ppm (range of \pm 80 ppm). This value is actually the integral path value in the DPLL, and as such corresponds to an averaged measurement of the input frequency, with an averaging time inversely proportional to the DPLL bandwidth setting. Reading this regularly can show how the currently locked source is varying in value e.g. due to frequency wander on its input.

The input phase, as seen at the DPLL phase detector, can be read back from register *sts_current_phase*, Reg. 77 and 78. T0 or T4 DPLL phase detector reporting is again controlled by Reg. 4B, Bit 4. One LSB corresponds to approximately 0.7 degrees phase difference. For the T0 DPLL this will be reporting the phase difference between the input and the internal feedback clock. The phase result is internally averaged or filtered with a -3 dB attenuation point at approximately 100 Hz. For low DPLL bandwidths, 0.1 Hz for example, this measured phase information from the T0 DPLL gives input phase wander in the frequency band from for example 0.1 Hz to 100 Hz. This could be used to give a crude input MTIE measurement up to an observation period of approximately 1000 seconds using external software.

In addition, the T4 DPLL phase detector can be used to make a phase measurement between two inputs. Reg. 65, Bit 7 is used to switch one input to the T4 phase detector over to the current T0 input. The other phase detector input remains connected to the selected T4 input source, the selected source can be forced via Reg. 35,



ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Bits 3:0, or changed via the T4 priority (Reg. 19 to 1C, when Reg. 4B, Bit 4 = 1).

Consequently the phase detector from the T4 DPLL could be used to measure the phase difference between the currently selected source and the stand-by source, or it could be used to measure the phase wander of all standby sources with respect to the current source by selecting each input in sequence. An MTIE and TDEV calculation could be made for each input via external processing.

MFrSync and FrSync Alignment-SYNC2K

The SYNC2K input will normally be a 2 kHz frequency and only its falling edge is used. It can however be at a frequencies of 4 kHz or 8 kHz without any change to the register setups. Only alignment of the 8 kHz will be achieved in this case.

Safe sampling of the SYNC2K input is achieved by using the currently selected clock reference source to do the input sampling. This is based on the principle that FrSync alignment is being used on a Slave device that is locked to the clock reference of a Master device that is also providing the 2 kHz SYNC2K input. Phase Build-out mode should be off (Reg. 48, Bit 2 = 0). The 2 kHz MFrSync output from the Master device has its falling edge aligned with the falling edge of the other output clocks, hence the SYNC2K input is normally sampled on the rising edge of the current input reference clock, in order to provide the most margin. Some modification of the expected timing of the SYNC2K with respect to the reference clock can be achieved via Reg. 7B, Bits [1:0]. This allows for the SYNC2K input to arrive either half a reference clock cycle early or up to one and a half cycle late, hence allowing a safe sampling margin to be maintained.

A different sampling resolution is used depending on the input reference frequency and the setting of Reg. 7B, *cnfg_sync_phase*, Bit 6 *indep_FrSync/MFrSync*. With this bit *Low*, the SYNC2K input sampling has a 6.48 MHz resolution, this being the preferred reference frequency to lock to from the Master, in conjunction with the SYNC2K 2 kHz, since it gives the most timing margin on the sampling and aligns all of the higher rate OC-3 derived clocks. When Bit 6 is *High* the SYNC2K can have a sampling resolution of either 19.44 MHz (when the current locked to reference is 19.44 MHz) or 38.88 MHz (all other frequencies). This would allow for instance a 19.44 MHz and 2 kHz pair to be used for Slave synchronization or for Line card synchronization. Reg. 7B Bit 7, *indep_FrSync/MFrSync* controls whether the 2 kHz

MFrSync and 8 kHz FrSync outputs keep their precise alignment with the other output clocks.

When indep_FrSync/MFrSync Reg. 7B Bit 7 is Low the FrSyncs and the other higher rate clocks are not independent and their alignment on the falling 8kHz edge is maintained. This means that when Bit Sync_OC-N_rates is High, the OC-N rate dividers and clocks are also synchronized by the SYNC2K input. On a change of phase position of the SYNC2K, this could result in a shift in phase of the 6.48 MHz output clock when a 19.44 MHz precision is used for the SYNC2K input. To avoid disturbing any of the output clocks and only align the MFrSync and FrSync outputs, at the chosen level of precision, then independent Frame Sync mode can be used (Reg. 7B, bit 7 = 1). Edge alignment of the FrSync output with other clocks outputs may then change depending on the SYNC2K sampling precision used. For example with a 19.44 MHz reference input clock and Reg. 7B, bits 6 & 7 both High (independent mode and Sync OC-N rates), then the FrSync output will still align with the 19.44 MHz output but not with the 6.48 MHz output clock.

The FrSync and MFrSync outputs always come from the TO DPLL path. 2kHz and 8kHz outputs can also be produced at the O1 to O4 outputs. These can come from either the TO DPLL or from the T4 DPLL, controlled by Reg. 7A, bit 7.

If required, this allows the T4 DPLL to be used as a separate PLL for the FrSync and MFrSync path with a 2 kHz input and 2 kHz and 8 kHz Frame Sync outputs.

Output Clock Ports

The device supports a set of main output clocks, O1 to O4 and a pair of secondary Sync outputs, FrSync and MFrSync. The four main output clocks are independent of each other and are individually selectable. The two secondary output clocks, FrSync and MFrSync, are derived from the TO path only. The frequencies of the main output clocks are selectable from a range of predefined spot frequencies, as defined in Table 11. Output technologies are TTL/CMOS for all outputs except O1 which can be PECL or LVDS.

PECL/LVDS Output Port Selection

The choice of PECL or LVDS compatibility for Output O1 is programmed via the cnfg_differential_outputs register, Reg. 3A.

DATASHEET



ADVANCED COMMUNICATIONS

Output Frequency Selection and Configuration

The output frequency of outputs O1 to O4 is controlled by a number of interdependent parameters. These parameters control the selections within the various blocks shown in Figure 10.

The ACS8522 contains two main DPLL/APLL paths, TO and T4. Whilst they are largely independent, there are a number of ways in which these two structures can interact. Figure 10 is an expansion of the top level Block Diagram (Figure 1) showing the PLL paths in more detail.

TO DPLL and APLLs

The TO DPLL always produces 77.76 MHz regardless of either the reference frequency (frequency at the input pin of the device) or the locking frequency (frequency at the input of the DPLL Phase and Frequency Detector (PFD)).

The input reference is either passed directly to the PFD or via a pre-divider (not shown) to produce the reference input. The feedback 77.76 MHz is either divided or synthesized to generate the locking frequency.

Digital Frequency Synthesis (DFS) is a technique for generating an output frequency using a higher frequency system clock (204.8 MHz in the case of the 77.76 MHz synthesis). However, the edges of the output clock are not ideally placed in time, since all edges of the output clock will be aligned to the active edge of the system clock. This will mean that the generated clock will inherently have jitter on it equivalent to one period of the system clock.

The TO 77M forward DFS block uses DFS clocked by the 204.8 MHz system clock to synthesize the 77.76 MHz and, therefore, has an inherent 4.9 ns of pk-pk jitter. There is an option to use an APLL, the TO feedback APLL, to filter out this jitter before the 77.76 MHz is used to generate the feedback locking frequency in the TO feedback DFS block. This analog feedback option allows a lower jitter (<1 ns) feedback signal to give maximum performance. The digital feedback option is present so that when the output path is switched to digital feedback the two paths remain synchronized.

The TO 77M forward DFS block is also the block that handles Phase Build-out and any phase offset programmed into the device. Hence, the TO 77M forward

DFS and the TO 77M output DFS blocks are locked in frequency but may be offset in phase.

The TO 77M output DFS block also uses the 204.8 MHz system clock and always generates 77.76 MHz for the output clocks (with inherent 4.9 ns of jitter). This is fed to another DFS block and to the TO output APLL. The low frequency TO LF output DFS block is used to produce three frequencies; two of them, Digital1 and Digital2, are available for selection to be produced at outputs 01 to 04, and the third frequency can produce multiple E1/DS1 rates via the filtering APLLs. The input clock to the TO LF output DFS block is either 77.76 MHz from the TO output APLL (post jitter filtering) or 77.76 MHz direct from the TO 77M output DFS. Utilizing the clock from the TO output APLL will result in lower jitter outputs from the TO LF output DFS block. However, when the input to the TO APLL is taken from the TO LF output DFS block, the input to that block comes directly from the TO 77M output DFS block so that a "loop" is not created.

The TO output APLL is for multiplying and filtering. The input to the TO output APLL can be either 77.76 MHz from the TO 77M output DFS block or an alternative frequency from the TO LF output DFS block (offering 77.76 MHz, 12E1, 16E1, 24DS1 or 16DS1). The frequency from the TO output APLL is four times its input frequency i.e. 311.04 MHz when used with a 77.76 MHz input. The TO output APLL is subsequently divided by 1, 2, 4, 6, 8, 12, 16 and 48 and these are available at the O1 to O4 outputs.

T4 DPLL & APLL

The T4 path is much simpler than the T0 path. This path offers no Phase Build-out or phase offset. The T4 input can be used to either lock to a reference clock input independent of the T0 path, or lock to the T0 path. Unlike the T0 path, the T4 forward DFS block does not always generate 77.76 MHz. The possible frequencies are listed in the table. Similar to the T0 path, the output of the T4 forward DFS block is generated using DFS clocked by the 204.8 MHz system clock and will have an inherent jitter of 4.9 ns.

The T4 feedback DFS also has the facility to be able to use the post T4 APLL (jitter-filtered) clock to generate the feedback locking frequency. Again, this will give the maximum performance by using a low jitter feedback.


ADVANCED COMMUNICATIONS

EMTECH

FINAL

DATASHEET

Figure 10 PLL Block Diagram



The T4 output APLL block is also for multiplying and filtering. The input to the T4 output APLL can come either from the T4 forward DFS block or from the T0 path. The input to the T4 output APLL can be programmed to be one of the following:

- (a) Output from the T4 forward DFS block (12E1, 24DS1, 16E1, 16DS1, E3, DS3, OC-N),
- (b) 12E1 from TO,
- (c) 16E1 from TO,
- (d) 24DS1 from T0,
- (e) 16DS1 from T0.

The frequency generated from the T4 output APLL block is four times its input frequency i.e. 311.04 MHz when used with a 77.76 MHz input. The T4 output APLL is subsequently divided by 2, 4, 8, 12, 16, 48 and 64 and these are available at the O1 to O4 outputs.

The outputs O1 to O4 are driven from either the T4 or the T0 path. The FrSync and MFrSync outputs are always generated from the T0 path. Reg.7A bit 7 selects whether the source of the 2 kHz and 8 kHz outputs available from O1 to O4 is derived from either the T0 or the T4 paths.

Output Frequency Configuration Steps

The output frequency selection is performed in the following steps:

- 1. Does the application require the use of the T4 path as an independent PLL path or not. If not, then the T4 path can be utilized to produce extra frequencies locked to the T0 path.
- Refer to Table 13, Frequency Divider Look-up, to choose a set of output frequencies- one for each path, T4 and T0. Only one set of frequencies can be generated simultaneously from each path.
- 3. Refer to the Table 13 to determine the required APLL frequency to support the frequency set.
- 4. Refer to Table 14, TO APLL Frequencies, and Table 15, T4 APLL Frequencies, to determine what mode the T0 and T4 paths need to be configured in, considering the output jitter level.
- Refer to Table 16, O1 to O4 Output Frequency Selection, and the column headings in Table 13, Frequency Divider Look-up, to select the appropriate frequency from either of the APLLs on each output as required.



ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Table 11 Output Reference Source Selection Table

Port Name	Output Port Technology	Frequencles Supported
01	LVDS/PECL (LVDS default)	
02	TTL/CMOS	Frequency selection as per Table 12 and Table 16
03	TTL/CMOS	
04	TTL/CMOS	
FrSync	TTL/CMOS	FrSync, 8 kHz programmable pulse width and polarity, see Reg. 7A.
MFrSync	TTL/CMOS	MFrSync, 2 kHz programmable pulse width and polarity, see Reg. 7A.

Note...1.544 MHz/2.048 MHz are shown for SONET/SDH respectively. Pin SONSDHB controls default, when High SONET is default.

Table 12 Output Frequency Selection

Frequenc	y (MHz, unless stated otherwise)	TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ	
					rms (ps)	pk-pk (ns)
2 kHz		77.76 MHz Analog	-	-	60	0.6
2 kHz		Any digital feedback mode	-	-	1400	5
8 kHz		77.76 MHz Analog	-	-	60	0.6
8 kHz		Any digital feedback mode	-	-	1400	5
1.536	(not 04)	-	12E1 mode	Select T4 DPLL	500	2.3
1.536	(not O4)	-	-	Select TO DPLL 12E1	250	1.5
1.544	(not O4)	-	16DS1 mode	Select T4 DPLL	200	1.2
1.544	(not 04)	-	-	Select TO DPLL 16DS1	150	1.0
1.544	via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13
1.544	via Digital1, or Digital2 (not O1)	Any digital feedback mode	-	-	3800	18
2.048		-	12E1 mode	Select T4 DPLL	500	2.3
2.048		-	-	Select T0 DPLL 12E1	250	1.5
2.048	(not O4)	-	16E1 mode	Select T4 DPLL	400	2.0
2.048	(not O4)	-	-	Select T0 DPLL 16E1	220	1.2
2.048	(not 01)	12E1 mode	-	-	900	4.5
2.048	via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13

SEMTECH

ADVANCED COMMUNICATIONS

Table 12 Output Frequency Selection (cont...)

Frequency (MHz, unless stated otherwise)		TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
					rms (ps)	pk-pk (ns)
2.048	via Digital1, or Digital2 (not 01)	Any digital feedback mode	-	-	3800	18
2.059		-	16DS1 mode	Select T4 DPLL	200	1.2
2.059		-	-	Select TO DPLL 16DS1	150	1.0
2.059	(not 01)	16DS1 mode	-	-	760	2.6
2.316	(not 04)	-	24DS1 mode	Select T4 DPLL	110	0.75
2.316	(not 04)	-	-	Select TO DPLL 24DS1	110	0.75
2.731		-	16E1 mode	Select T4 DPLL	400	1.5
2.731		-	-	Select TO DPLL 16E1	220	1.2
2.731	(not 01)	16E1 mode	-	-	250	1.6
2.796	(not 04)	-	DS3 mode	Select T4 DPLL	110	1.0
3.088		-	24DS1 mode	Select T4 DPLL	110	0.75
3.088		-	-	Select TO DPLL 24DS1	110	0.75
3.088	(not 01)	24DS1 mode	-	-	110	0.75
3.088	via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13
3.088	via Digital1, or Digital2 (not 01)	Any digital feedback mode	-	-	3800	18
3.728		-	DS3 mode	Select T4 DPLL	110	1.0
4.096	via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13
4.096	via Digital1, or Digital2 (not 01)	Any digital feedback mode	-	-	3800	18
4.296	(not 04)	-	E3 mode	Select T4 DPLL	120	1.0
4.86	(not 04)	-	77.76 MHz mode	Select T4 DPLL	60	0.6
5.728		-	E3 mode	Select T4 DPLL	120	1.0
6.144		12E1 mode	-	-	900	4.5
6.144		-	12E1 mode	Select T4 DPLL	500	2.3
6.144		-	-	Select TO DPLL 12E1	250	1.5
6.176		16DS1 mode	-	-	760	2.6
6.176		-	16DS1 mode	Select T4 DPLL	200	1.2
6.176		-	-	Select TO DPLL 16DS1	150	1.0

FINAL

DATASHEET

SEMTECH

ADVANCED COMMUNICATIONS

Table 12 Output Frequer	ncy Selection (cont)
-------------------------	----------------------

Frequency (MHz, unless stated otherwise)	TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)		
				rms (ps)	pk-pk (ns)	
6.176 via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13	
6.176 via Digital1, or Digital2 (not 01)	Any digital feedback mode	-	-	3800	18	
6.48	-	77.76 MHz mode	Select T4 DPLL	60	0.6	
6.48 (not 01)	77.76 MHz analog	-	-	60	0.6	
6.48 (not 01)	77.76 MHz digital	-	-	60	0.6	
8.192	12E1 mode	-	-	900	4.5	
8.192	16E1 mode	-	-	250	1.6	
8.192	-	16E1 mode	Select T4 DPLL	400	2.0	
8.192	-	-	Select TO DPLL 16E1	220	1.2	
8.192 via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13	
8.192 via Digital1, or Digital2 (not 01)	Any digital feedback mode	-	-	3800	18	
8.235	16DS1 mode	-	-	760	2.6	
9.264	24DS1 mode	-	-	110	0.75	
9.264	-	24DS1 mode	Select T4 DPLL	110	0.75	
9.264	-	-	Select TO DPLL 24DS1	110	0.75	
10.923	16E1 mode	-	-	250	1.6	
11.184	-	DS3 mode	Select T4 DPLL	110	1.0	
12.288	12E1 mode	-	-	900	4.5	
12.288	-	12E1 mode	Select T4 DPLL	500	2.3	
12.288	-	-	Select TO DPLL 12E1	250	1.5	
12.352	24DS1 mode	-	-	110	0.75	
12.352	16DS1 mode	-	-	760	2.6	
12.352	-	16DS1 mode	Select T4 DPLL	200	1.2	
12.352	-	-	Select TO DPLL 16DS1	150	1.0	
12.352 via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13	
12.352 via Digital1, or Digital2 (not 01)	Any digital feedback mode	-	-	3800	18	
16.384	12E1 mode	-	-	900	4.5	
16.384	16E1 mode	-	-	250	1.6	

FINAL

DATASHEET

24.576	12E1 mode	-	-	900	4.5
24.576	-	12E1 mode	Select T4 DPLL	500	2.3
24.576	-	-	Select TO DPLL 12E1	250	1.5
24.704	24DS1 mode	-	-	110	0.75
24.704	16DS1 mode	-	-	760	2.6
24.704	-	16DS1 mode	Select T4 DPLL	200	1.2
24.704	-	-	Select TO DPLL 16DS1	150	1.0
25.92	77.76 MHz analog	-	-	60	0.6
25.92	77.76 MHz digital	-	-	60	0.6
32.768	16E1 mode	-	-	250	1.6
32.768	-	16E1 mode	Select T4 DPLL	400	2.0
32.768	-	-	Select TO DPLL 16E1	220	1.2
34.368	-	E3 mode	Select T4 DPLL	120	1.0
37.056	24DS1 mode	-	-	110	0.75
37.056	-	24DS1 mode	Select T4 DPLL	110	0.75

ADVANCED COMMUNICATIONS FINAL Table 12 Output Frequency Selection (cont...)

TO DPLL Mode

-

-

77.76 MHz Analog

Any digital feedback

-

-

-

77.76 MHz analog

77.76 MHz digital

16E1 mode

-

-

mode

16DS1 mode

24DS1 mode

T4 DPLL Mode

16E1 mode

E3 mode

24DS1 mode

-

-

_

-

-

-

-

-

77.76MHz mode

DS3 mode

SEMTECH

Frequency (MHz, unless stated otherwise)

16.384 via Digital1, or Digital2 (not 01)

16.384 via Digital1, or Digital2 (not 01)

16.384

16.384

16.469

17.184

18.528

18.528

18.528

19.44

19.44

19.44

21.845

22.368

ACS8522 SETS LITE

T4 APLL Input Mux

Select T4 DPLL

Select TO DPLL 16E1

-

_

-

Select T4 DPLL

Select T4 DPLL

Select TO DPLL

Select T4 DPLL

Select T4 DPLL

-

-

-

24DS1

DATASHEET

rms

(ps)

400

220

3800

3800

760

120

110

110

110

60

60

60

250

110

Jitter Level (typ)

pk-pk

2.0

1.2

13

18

2.6

1.0

0.75

0.75

0.75

0.6

0.6

0.6

1.6

1.0

(ns)

Frequency (MHz, unless stated otherwise)

37.056

Table 12 Output Frequency Selection (cont...)

38.88	77.76 MHz analog	-	-	60	0.6
38.88	77.76 MHz digital	-	-	60	0.6
38.88	-	77.76 MHz mode	Select T4 DPLL	60	0.6
44.736	-	DS3 mode	Select T4 DPLL	110	1.0
49.152 (04 only)	-	12E1 mode	Select T4 DPLL	500	2.3
49.152 (04 only)	-	-	Select T0 DPLL 12E1	250	1.5
49.152 (O1 only)	12E1 mode	-	-	900	4.5
49.408 (O4 only)	-	16DS1 mode	Select T4 DPLL	200	1.2
49.408 (O4 only)	-	-	Select TO DPLL 16DS1	150	1.0
49.408 (O1 only)	16DS1 mode	-	-	760	2.6
51.84	77.76 MHz analog	-	-	60	0.6
51.84	77.76 MHz digital	-	-	60	0.6
65.536 (O4 only)	-	16E1 mode	Select T4 DPLL	400	2.0
65.536 (O4 only)	-	-	Select TO DPLL 16E1	220	1.2
65.536 (01 only)	16E1 mode	-	-	250	1.6
68.736	-	E3 mode	Select T4 DPLL	120	1.0
74.112 (O4 only)	-	24DS1 mode	Select T4 DPLL	110	0.75
74.112 (O4 only)	-	-	Select TO DPLL 24DS1	110	0.75
74.112 (O1 only)	24DS1 mode	-	-	110	0.75
77.76	77.76 MHz analog	-	-	60	0.6
77.76	77.76 MHz digital	-	-	60	0.6
77.76	-	77.76 MHz mode	Select T4 DPLL	60	0.6
89.472 (O4 only)	-	DS3 mode	Select T4 DPLL	110	1.0
98.304 (01 only)	12E1 mode	-	-	900	4.5
98.816 (01 only)	16DS1 mode	-	-	760	2.6
131.07 (O1 only)	16E1 mode	-	-	250	1.6
137.47 (O4 only)	-	E3 mode	Select T4 DPLL	120	1.0
148.22 (01 only)	24DS1 mode	-	-	110	0.75

FINAL

T4 DPLL Mode

-

TO DPLL Mode

-

ACS8522 SETS LITE

T4 APLL Input Mux

Select TO DPLL

24DS1

DATASHEET

Jitter Level (typ)

rms

(ps)

110

pk-pk

0.75

(ns)



ADVANCED COMMUNICATIONS

FINAL

DATASHEET

 Table 12 Output Frequency Selection (cont...)

Frequency (MHz, unless stated otherwise)	TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
				rms (ps)	pk-pk (ns)
155.52 (04 only)	-	77.76 MHz mode	Select T4 DPLL	60	0.6
155.52 (O1 only)	77.76 MHz analog	-	-	60	0.6
155.52 (O1 only)	77.76 MHz digital	-	-	60	0.6
311.04 (01 only)	77.76 MHz analog	-	-	60	0.6
311.04 (O1 only)	77.76 MHz digital	-	-	60	0.6

Table 13 Frequency Divider Look-up

APLL Frequency	APLL/2	APLL/4	APLL/6	APLL/8	APLL/12	APLL/16	APLL/48	APLL/64
311.04	155.52	77.76	51.84	38.88	25.92	19.44	6.48	4.86
274.944	137.472	68.376	-	34.368	-	17.184	5.728	4.296
178.944	89.472	44.736	-	22.368	-	11.184	3.728	2.796
148.224	74.112	37.056	24,704	18.528	12.352	9.264	3.088	2.316
131.072	65.536	32.768	21.84533	16.384	10.92267	8.192	2.730667	2.048
98.816	49.408	24.704	16.46933	12.352	8.234667	6.176	2.058667	1.544
98.304	49.152	24.576	16.384	12.288	8.192	6.144	2.048	1.536

Note...All frequencies in MHz

ADVANCED COMMUNICATIONS

SEMTECH

- 1	LN I	A	
- 1			

DATASHEET

Table 14 TO APLL Frequencies

TO APLL Frequency	TO Mode	TO DPLL Frequency Control Register Bits Reg. 65 Bits[2:0]	Output Jitter Level ns (pk-pk)
311.04 MHz	Normal (digital feedback)	000	<0.5
311.04 MHz	Normal (analog feedback)	001	<0.5
98.304 MHz	12E1 (digital feedback)	010	<2
131.072 MHz	16E1 (digital feedback)	011	<2
148.224 MHz	24DS1 (digital feedback)	100	<2
98.816 MHz	16DS1 (digital feedback)	101	<2
-	Do not use	110	-
-	Do not use	111	-

Table 15 T4 APLL Frequencies

T4 APLL Frequency	T4 Mode	T4 Forward DFS Frequency (MHz)	T4 DPLL Freq. Control Register Bits Reg. 64 Bits [2:0]	T4 APLL for T0 Enable Register Bit Reg. 65Bit 6	TO Freq. to T4 APLL Register Bits Reg. 65 Bits [5:4]	Output Jitter Level ns (pk-pk)
311.04 MHz	Squelched	77.76	000	0	XX	<0.5
311.04 MHz	Normal	77.76	001	0	XX	<0.5
98.304 MHz	12E1	24.576	010	0	XX	<0.5
131.072 MHz	16E1	32.768	011	0	XX	<0.5
148.224 MHz	24DS1	37.056 (2*18.528)	100	0	XX	<0.5
98.816 MHz	16DS1	24.704	101	0	XX	<0.5
274.944 MHz	E3	68.736 (2*34.368)	110	0	XX	<0.5
178.944 MHz	DS3	44.736	111	0	XX	<0.5
98.304 MHz	T0-12E1	-	XXX	1	00	<2
131.072 MHz	T0-16E1	-	XXX	1	01	<2
148.224 MHz	T0-24DS1	-	XXX	1	10	<2
98.816 MHz	T0-16DS1	-	XXX	1	11	<2



ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Table 16 01 to 04 Output Frequency Selection

	Output Frequency for given "Value in Register" for each Output Port's cnfg_output_frequency Register						
Value in Register	01, Reg. 62 Bits [7:4]	02, Reg. 60 Bits [7:4]	03, Reg. 61 Bits [3:0]	04, Reg. 62 Bits [3:0]			
0000	Off	Off	Off	Off			
0001	2 kHz	2 kHz	2 kHz	2 kHz			
0010	8 kHz	8 kHz	8 kHz	8 kHz			
0011	T0 APLL/2	Digital2	Digital2	Digital2			
0100	Digital1	Digital1	Digital1	Digital1			
0101	TO APLL/1	TO APLL/48	TO APLL/48	TO APLL/48			
0110	TO APLL/16	TO APLL/16	TO APLL/16	TO APLL/16			
0111	TO APLL/12	TO APLL/12	TO APLL/12	TO APLL/12			
1000	TO APLL/8	TO APLL/8	TO APLL/8	TO APLL/8			
1001	TO APLL/6	TO APLL/6	TO APLL/6	TO APLL/6			
1010	TO APLL/4	TO APLL/4	TO APLL/4	TO APLL/4			
1011	T4 APLL/64	T4 APLL/64	T4 APLL/64	T4 APLL/2			
1100	T4 APLL/48	T4 APLL/48	T4 APLL/48	T4 APLL/48			
1101	T4 APLL/16	T4 APLL/16	T4 APLL/16	T4 APLL/16			
1110	T4 APLL/8	T4 APLL/8	T4 APLL/8	T4 APLL/8			
1111	T4 APLL/4	T4 APLL/4	T4 APLL/4	T4 APLL/4			

"Digital" Frequencies


It can be seen from Table 16 (01 to 04 output frequency selection) that frequencies listed as Digital1 and Digital2 can be selected. Digital 1 is a single frequency selected from the range shown in Table 17. Digital2 is another single frequency selected from the same range. The TO LF output DFS block shown in the diagram and clocked either by the T0 77M output DFS block or via the T0 output APLL, generates these two frequencies. The input clock frequency of the DFS is always 77.76 MHz and as such has a period of approximately 12 ns. The jitter generated on the Digital outputs is relatively high, due to the fact that they do not pass through an APLL for jitter filtering. The minimum level of jitter is when the TO path is in analog feedback mode, when the pk-pk jitter will be approximately 12 ns (equivalent to a period of the DFS clock). The maximum jitter is generated when in digital feedback mode, when the total is approximately 17 ns.

FrSync, MFrSync, 2 kHz and 8 kHz Clock Outputs

It can be seen from Table 16 (O1 to O4 Output Frequency Selection) that frequencies listed as 2 kHz and 8 kHz can be selected. Whilst the FrSync and MFrSync outputs are always supplied from the TO path, the 2 kHz and 8 kHz options available from the O1 to O4 outputs are all supplied from either the TO or T4 path (Reg. 7A bit 7).

The outputs can be either clocks (50:50 mark-space) or pulses and can be inverted. When pulses are configured on the output, the pulse width will be one cycle of the output of 03 (03 must be configured to generate at least 1544 kHz to ensure that pulses are generated correctly). Figure 11 shows the various options with the 8 kHz controls in Reg. 7A. There is an identical arrangement with Reg. 7A bits [1:0] and the 2 kHz/MFrSync outputs. Outputs FrSync and MFrSync can be disabled via Reg. 63 bits [7:6].





DATASHEET 03 output FrSync/8kHz output c) Clock inverted, Reg.7A[3:2] = 10 03 output FrSync/8kHz output

d) Pulse inverted, Reg.7A[3:2] = 11

Table 17	Digital Frequency Selections
	Digital Frequency Delections

Digital1 Control Reg.39 Bits [5:4]	Digital1 SONET/ SDH Reg. 38 Bit5	Digital1 Freq. (MHz)
00	0	2.048
01	0	4.096
10	0	8.192
11	0	16.384
00	1	1.544
01	1	3.088
10	1	6.176
11	1	12.352

Power-On	Reset

The Power-On Reset (PORB) pin resets the device if forced *Low*. The reset is asynchronous, the minimum Low pulse width is 5 ns. Reset is needed to initialize all of the register values to their defaults. Reset must be asserted at power on, and may be re-asserted at any time to restore defaults. This is implemented simply using an external capacitor to GND along with the internal pull-up resistor. The ACS8522 is held in a reset state for 250 ms after the PORB pin has been pulled *High*. In normal operation PORB should be held *High*.

Serial Interface

The ACS8522 device has a serial interface which can be SPI compatible.

The Motorola SPI convention is such that address and data is transmitted and received MSB first. On the

Digital2 Control Reg. 39 Bits[7:6]	Digital2 SONET/SDH Reg.38 Bit6	Digital2 Freq. (MHz)
00	0	2.048
01	0	4.096
10	0	8.192
11	0	16.384
00	1	1.544
01	1	3.088
10	1	6.176
11	1	12.352

ACS8522 address and data are transmitted and received LSB first. Address, read/write control and data on the SDI pin are latched into the device on the rising edge of the SCLK. During a read operation, serial data output on the SDO pin can be read out of the device on either the rising or falling edge of the SCLK depending on the logic level of CLKE. For standard Motorola SPI compliance, data should be clocked out of the SDO pin on the rising edge of the SCLK so that it may be latched into the microprocessor on the falling edge of the SCLK. Figure 12 and Figure 13 show the timing diagrams of write and read accesses for this interface.

During read access, the output data SDO is clocked out on the rising edge of SCLK when the active edge selection control bit CLKE is 0 and on the falling edge when CLKE is 1.

The serial interface clock (SCLK) is not required to run between accesses (i.e., when CSB = 1).

F8522_016outputoptions8k_01




ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Figure 12 and Figure 13 show the timing diagrams of read and write accesses for this mode.

Figure 12 Read Access Timing for SERIAL Interface






Table 18 Read Access Timing for SERIAL Interface (For use	with Figure 12)
---	-----------------

Symbol	Parameter	MIN	TYP	MAX
t _{su1}	Setup SDI valid to SCLK _{rising edge}	4 ns	-	-
t _{su2}	Setup CSB _{falling edge} to SCLK _{rising edge}	14 ns	-	-
t _{d1}	$Delay\ SCLK_{rising\ edge}\ (SCLK_{falling\ edge}\ for\ CLKE = 1)\ to\ SDO\ valid$	-	-	18 ns
t _{d2}	Delay CSB _{rising edge} to SDO high-Z	-	-	16 ns
t _{pw1}	SCLK Low time	22 ns	-	-
t _{pw2}	SCLK High time	22 ns	-	-
t _{h1}	Hold SDI valid after SCLK _{rising edge}	6 ns	-	-
t _{h2}	Hold CSB <i>Low</i> after SCLK _{rising edge} , for CLKE = 0 Hold CSB <i>Low</i> after SCLK _{falling edge} , for CLKE = 1	5 ns	-	-
tp	Time between consecutive accesses (CSB _{rising edge} to CSB _{falling edge})	10 ns	-	-



FINAL

DATASHEET

Figure 13 Write Access Timing for SERIAL Interface




Table 19 Write Ac	ccess Timing for SERIA	Interface (For use wi	ith Figure 13)
TUDIC 13 WINC AC	CC33 IIIIIII III OLIVIAL		

Symbol	Parameter	MIN	TYP	MAX
t _{su1}	Setup SDI valid to SCLK _{rising edge}	4 ns	-	-
t _{su2}	Setup CSB _{falling edge} to SCLK _{rising edge}	14 ns	-	-
t _{pw1}	SCLK Low time	22 ns	-	-
t _{pw2}	SCLK High time	22 ns	-	-
t _{h1}	Hold SDI valid after SCLK _{rising edge}	6 ns	-	-
t _{h2}	Hold CSB Low after SCLK _{rising edge}	5 ns	-	-
tp	Time between consecutive accesses (CSB_{rising edge} to CSB_{falling edge})	10 ns	-	-



Register Map

Each Register, or register group, is described in the following Register Map (Table 20) and subsequent Register Description Tables.

Register Organization

The ACS8522 SETS LITE uses a total of 95 eight-bit register locations, identified by a Register Name and corresponding hexadecimal Register Address. They are presented here in ascending order of Reg. address. and each Register is organized with the most-significant bit positioned in the left-most bit, and bit significance decreasing towards the right-most bit. Some registers carry several individual data fields of various sizes, from single-bit values (e.g. flags) upwards. Several data fields are spread across multiple registers, as shown in the Register Map, Table 20.Shaded areas in the map are "don't care" and writing either 0 or 1 to them will not affect any function of the device. Bits labelled "Set to O" or "Set to 1" must be set as stated during initialization of the device, either following power- up, or after a power-on reset (POR). Failure to correctly set these bits may result in the device operating in an unexpected way.

CAUTION! Do not write to any undefined register addresses as this may cause the device to operate in a test mode. If an undefined register has been inadvertently addressed, the device should be reset to ensure the undefined registers are at default values.

Multi-word Registers

For multi-word registers (e.g. Reg. 70 and 71), all the words have to be written to their separate addresses, and without any other access taking place, before their combined value can take effect. If the sequence is interrupted the sequence of writes will be ignored. Reading a multi-word address freezes the other address words of a multi-word address so that the bytes all correspond to the same complete word.

Register Access

Most registers are of one of two types, configuration registers or status registers, the exceptions being the *chip_id* and *chip_revision* registers. Configuration registers may be written to or read from at any time (the complete 8-bit register must be written, even if only one bit is being modified). All status registers may be read at any time and, in some status registers (such as the *sts_interrupts* register), any individual data field may be

FINAL

cleared by writing a 1 into each bit of the field (writing a 0 value into a bit will not affect the value of the bit).

Configuration Registers

Each configuration register reverts to a default value on power-up or following a reset. Most default values are fixed, but some can be pin-set. All configuration registers can be read out over the serial port.

Status Registers

The Status Registers contain readable registers. They may all be read from outside the chip but are not writeable from outside the chip (except for a clearing operation). All status registers are read via shadow registers to avoid data hits due to dynamic operation.

Interrupt Enable and Clear

Interrupt requests are flagged on pin INTREQ; the active state (*High* or *Low*) is programmable and the pin can either be driven, or set to high impedance when non-active (Reg 7D refers).

Bits in the interrupt status register are set (*High*) by the following conditions;

- 1. Any reference source becoming valid or going invalid.
- 2. A change in the operating state (e.g. Locked, Holdover
- 3. A brief loss of the currently selected reference source.

All interrupt sources, see Reg. 05, Reg. 06 and Reg. 08, are maskable via the mask register, each one being enabled by writing a 1 to the appropriate bit. Any unmasked bit set in the interrupt status register will cause the interrupt request pin to be asserted.All interrupts are cleared by writing a 1 to the bit(s) to be cleared in the status register. When all pending unmasked interrupts are cleared the interrupt pin will go inactive.

Defaults

Each Register is given a defined default value at reset and these are listed in the Map and Description Tables. However, some read-only status registers may not necessarily show the same default values after reset as those given in the tables. This is because they reflect the status of the device which may have changed in the time it takes to carry out the read, or through reasons of configuration. In the same way, the default values given for shaded areas could also take different values to those stated.

ACS8522 SETS LITE

DATASHEET



FINAL

ACS8522 SETS LITE

DATASHEET

Table 20 Register Map

Register Name go H											
RO = Read Only R/W = Read/Write	Addre: (hex)	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)	
chip_id (RO)	00	4A				umber [7:0] 8 lea	•	-			
abin revision (DO)	01	21			Device part nu		nost significant bits of the chip ID				
chip_revision (RO)	02	00					number [7:0]				
test_register1 (R/W, Bit 7 RO)	03	14	phase_alarm	disable_180		resync_ analog	Set to zero	8K edge polarity	Set to zero	Set to zero	
sts_interrupts (R/W)	05	FF	SEC3 valid change				SEC2 valid change	SEC1 valid change			
	06	3F	operating_ mode	main_ref_ failed						SEC4 valid change	
sts_current_DPLL_frequency, see OC/OD	07	00						Bits [18:16] of (of current DPLL frequency		
sts_interrupts (R/W)	08	50		T4_status							
sts_operating (RO)	09	41		T4_DPLL_Lock	TO_DPLL_freq _soft_alarm						
sts_priority_table (R0)	OA	00		Highest priority	validated source			Currently se	lected source		
	OB	00		3 rd highest priorit	y validated sourc	e	-	2 nd highest priori	ty validated sourc	e	
sts_current_DPLL_frequency[7:0]	0C	00			l	Bits [7:0] of curre	nt DPLL frequend	<i>y</i>			
(RO) [15:8]	0D	00			E	Bits [15:8] of curre	ent DPLL frequen	су			
[18:16]	07	00						Bits [18:1	6] of current DPL	L frequency	
sts_sources_valid (RO)	0E	00	SEC3				SEC2	SEC1			
	0F	00								SEC4	
sts_reference_sources (RO) Status of inputs:			Out-of-band alarm (soft)	Out-of-band alarm (hard)	No activity alarm	Phase lock alarm	Out-of-band alarm (soft)	Out-of band alarm (hard)	No activity alarm	Phase lock alarm	
Inputs SEC1 & SEC2	11	66		Status of SEC2 Input Status				Status of	SEC1 Input		
SEC3	13	66		Status of S	SEC3 Input						
SEC4	14	66		Status of SEC4					SEC4 Input		
cnfg_ref_selection_priority (R/W)											
(SEC2 & SEC1)	19	32		programmed_p	oriority <sec2></sec2>		programmed_priority <sec1></sec1>				
(SEC3)	1B	40		programmed_priority <sec3></sec3>							
(SEC4)	1C	05						programmed_	priority <sec4></sec4>		
cnfg_ref_source_frequency	22	00	dive SEC1	look9k SEC1	hugkat	id 8501		reference source frequency SEC1			
(R/W) (SEC1)	22	00 00	divn_SEC1 divn_SEC2	lock8k_SEC1 lock8k_SEC2	_	_id_SEC1 _id_SEC2		reference_source_frequency_SEC1 reference_source_frequency_SEC2			
(SEC2) (SEC3)	23 27	00	divn_SEC2	lock8k_SEC2					urce_frequency_SEC2 urce_frequency_SEC3		
(SEC3) (SEC4)	27 28	03	divn_SEC3	lock8k_SEC4		_id_SEC3 _id_SEC4		_	e_frequency_SEC		
cnfg_operating_mode (R/W)	20 32	00	ulvii_3EC4	10CK8K_3EC4	DUCKEL_	_IU_3EC4			DPLL_operating_		
force_select_reference_source	32 33	00 0F					1		rence source	moue	
(R/W)			Out to some			the second second		-	lence_source		
cnfg_input_mode (R/W)	34	CA	Set to zero	phalarm_ timeout	XO_ edge	man_holdover	extsync_en	ip_sonsdhb		reversion_ mode	
cnfg_T4_path (R/W)			lock_T4_to T0	T4_dig_ feedback		1		14_forced_ref	ference_source		
cnfg_dig_outputs_sonsdh (R/W)	38	0D		dig2_sonsdh	dig1_sonsdh		1				
cnfg_digtial_frequencies (R/W)	39	08	digital2_i	frequency	digital1_	frequency				0.050	
cnfg_differential_outputs (R/W)	3A	C2		I					01_LVI	DS_PECL	
cnfg_auto_bw_sel	3B	FD	auto_BW_sel				TO_lim_int				
cnfg_nominal_frequency [7:0]	3C	99					quency [7:0]				
(R/W) [15:8]	3D	99					quency [15:8]				
cnfg_holdover_frequency [7:0]	3E	00					equency [7:0]				
(R/W) [15:8]	3F	00					quency [15:8]	T			
cnfg_holdover_modes (R/W)	40	88	auto_ averaging	fast_averaging	read_average		over_mode		over frequency [1 egisters 3E and 3		
cnfg_DPLL_freq_limit (R/W) [7:0]	41	76				DPLL frequency	offset limit [7:0]				
[9:8]	42	00							DPLL frequency	offset limit [9:8]	
cnfg_interrupt_mask (R/W) [7:0]	43	00	SEC3 interrupt not masked				SEC2 interrupt not masked	SEC1 interrupt not masked		-	
[15:8]	44	00	operating_ mode interrupt not masked	main_ref_ failed interrupt not masked						SEC4 interrupt not masked	



ADVANCED COMMUNICATIONS

FINAL

DATASHEET

 Table 20 Register Map (cont...)

Register Name	8	۲,				Dat	a Bit				
RO = Read Only R/W = Read/Write	Addre: (hex)	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)	
cnfg_interrupt_mask cont.[23:16]	45	00		T4_status interrupt not masked							
cnfg_freq_divn (R/W) [7:0]	46	FF		muonou		divn va	ilue [7:0]				
[13:8]	47	3F		divn_value [13:8]							
cnfg_monitors (R/W)	48	05	freq_mon_clk	los_flag_ on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en	freq_monitor_ soft_enable	freq_monitor_ hard_enable	
cnfg_freq_mon_threshold (R/W)	49	23		soft_frequency_alarm_threshold [3:0] hard_freque						3:0]	
cnfg_current_freq_mon_ threshold (R/W)	4A	23	curre	current_soft_frequency_alarm_threshold [3:0] current_hard_frequency_alarm_threshold [3:0]						old [3:0]	
cnfg_registers_source_select (R/W)	4B	00		T4_T0_select frequency_measurement_channel_select [3:0]					ct [3:0]		
sts_freq_measurement (RO)	4C	00		freq_measurement_value [7:0]							
cnfg_DPLL_soft_limit (R/W)	4D	8E	Freq limit Phase loss enable	DPLL Frequenc	y Soft Alarm Lim	it [6:0] Resolution	= 0.628 ppm				
cnfg_upper_threshold_0 (R/W)	50	06			-	Configuration 0:	-				
cnfg_lower_threshold_0 (R/W)	51	04			-	Configuration 0: A	-				
cnfg_bucket_size_0 (R/W)	52	08			Leaky Bucke	et Configuration 0:	Activity alarm bu	cket size [7:0]			
cnfg_decay_rate_0 (R/W)	53	01								icket Cfg 0: rate [1:0]	
cnfg_upper_threshold_1 (R/W)	54	06			-	Configuration 1:					
cnfg_lower_threshold_1 (R/W)	55	04				Configuration 1: A					
cnfg_bucket_size_1 (R/W)	56	08		Leaky Bucket Configuration 1: Activity alarm bucket size [7:0]							
cnfg_decay_rate_1 (R/W)	57	01								icket Cfg 1: rate [1:0]	
cnfg_upper_threshold_2 (R/W)	58	06		Leaky Bucket Configuration 2: Activity alarm set threshold [7:0]							
cnfg_lower_threshold_2 (R/W)	59	04		Leaky Bucket Configuration 2: Activity alarm reset threshold [7:0]							
cnfg_bucket_size_2 (R/W)	5A	08			Leaky Bucke	et Configuration 2:	Activity alarm bu	cket size [7:0]			
cnfg_decay_rate_2 (R/W)	5B	01								icket Cfg 2: rate [1:0]	
cnfg_upper_threshold_3 (R/W)	5C	06			-	Configuration 3:	-				
cnfg_lower_threshold_3 (R/W)	5D	04				Configuration 3: A					
cnfg_bucket_size_3 (R/W)	5E	08			Leaky Bucke	et Configuration 3:	Activity alarm bu	cket size [7:0]			
cnfg_decay_rate_3 (R/W)	5F	01								icket Cfg 3: rate [1:0]	
cnfg_output_frequency (R/W)(O2)	60	80		output_	freq_02						
(03)	61	06							_freq_03		
(04 & 01)	62	84		-	freq_01			output	_freq_04		
(MFrSync) cnfg_T4_DPLL_frequency (R/W)	63 64	C0 05	MFrSync_en	FrSync_en				T4_DPLL_frequ			
cnfg_T0_DPLL_frequency (R/W)	65	01	T4 for measuring T0 phase	T4 APLL for T0 E1/DS1	TO Freq	to T4 APLL			TO_DPLL_frequer	псу	
cnfg_T4_DPLL_bw (R/W)	66	00	priase						TA DPI h	andwidth [1:0]	
cnfg T0 DPLL locked bw (R/W)	67	00 0D						TO DPLL locker	d_bandwidth [4:0		
cnfg_T0_DPLL_acq_bw (R/W)	69	0D 0F							_bandwidth [4:0]	-	
cnfg_T4_DPLL_damping (R/W)	6A	13		T4 P	D2_gain_alog_8	K [6:4]					
cnfg_T0_DPLL_damping (R/W)	6B	13	T0_PD2_gain_alog_8K [6:4]					T0_damping [2:	-		
cnfg_T4_DPLL_PD2_gain (R/W)	60	C2						_PD2_gain_digita	-		
cnfg_T0_DPLL_PD2_gain (R/W)	6D	C2	T0_PD2_gain_ enable	TO_	_PD2_gain_alog	[6:4]		TO_	_PD2_gain_digita	[2:0]	
cnfg_phase_offset (R/W) [7:0]	70	00		1		phase_offs	et_value[7:0]				
[15:8]	71	00					t_value[15:8]				
cnfg_PBO_phase_offset (R/W)	72	00						e_offset [5:0]			
cnfg_phase_loss_fine_limit (R/W)	73	A2	Fine limit Phase loss enable (1)	No activity for phase loss	Test bit Set to 1			pha	se_loss_fine_lim	t [2:0]	



ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Table 20 Register Map (cont...) Data Bit **Register Name** Address (hex) Default (hex) RO = Read Only 7 (MSB) 5 0 (LSB) 6 4 3 2 1 R/W = Read/Write cnfg_phase_loss_coarse_limit Wide range Phase loss coarse limit in UI pk-pk [3:0] 74 85 Coarse limit Enable Multi Phase resp. (R/W) Phase loss enable enable (2) cnfg_phasemon (R/W) 76 06 Input noise window enable sts_current_phase (RO) [7:0] 77 00 current_phase[7:0] [15:8] 78 00 current_phase[15:8] cnfg_phase_alarm_timeout (RO) 79 32 Timeout value in 2s intervals [5:0] 7A 8k_invert cnfg_sync_pulses (R/W) 00 2k_8k_from_ 8k_pulse 2k_invert 2k_pulse Τ4 Sync_OC-N_ cnfg_sync_phase (R/W) 7B 00 indep_FrSync/ Sync_phase MFrSync rates cnfg_sync_monitor (R/W) 7C 2B ph_offset_ ramp cnfg_interrupt (R/W) 7D 02 GPO interrupt Interrupt Interrupt enable tristate polarity enable enable cnfg_protection(R/W) 7E 85 protection_value

ADVANCED COMMUNICATIONS

FINAL

ACS8522 SETS LITE

DATASHEET

Address (hex): 00

Register Descriptions

Register Name	chip_id	<i>_id</i> Description (RO) 8 least significant bits of the chip ID.		nificant bits of the	Default Value	0100 1010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			chip	o_id[7:0]			
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:0]	chip_id Least significant	byte of the 2-by	te device ID	4A (hex)			

Address (hex): 01

Register Name	chip_id		Description	(RO) 8 most sig chip ID.	nificant bits of the	Default Value	0010 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			chip_	_id[15:8]			
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:0]	chip_id Most significant b	byte of the 2-byt	e device ID	21 (hex)			

Register Name	chip_revision		Description	(RO) Silicon revision of the device.		Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
			chip_r	evision[7:0]				
Bit No.	Description			Bit Value	Value Description	1		
[7:0]	chip_revision Silicon revision of th	ne device		00 (hex)				

ADVANCED COMMUNICATIONS

Address (hex): 03

Register Name	test_register1		Description		containing various not normally used).	Default Value	0001 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
phase_alarm	disable_180		resync_analog	Set to zero	8k Edge Polarity	Set to zero	Set to zero	
Bit No.	Description			Bit Value	Value Description	n		
7	phase_alarm (phase_alarm (phase_alarm)			0 1	TO DPLL reportin TO DPLL reportin			
6	disable_180	L will the to look	to the popract	0	TO DPLL automate enable.	tically determine	s frequency lock	
 Normally the DPLL will try to lock to the nearest edge (±180°) for the first 2 seconds when locking to a new reference. If the DPLL does not determine that it is phase locked after this time, then the capture range reverts to ±360°, which corresponds to frequency and phase locking. Forcing the DPLL into frequency locking mode may reduce the time to frequency lock to a new reference by up to 2 seconds. However, this may cause an unnecessary phase shift of up to 360° when the new and old references are very close in frequency and phase. 5 Not used. 			1	TO DPLL forced to always frequency and phase loo				
4		nalog dividers r	e-synchronization)	0	Analog divider or	ly synchronized	during first 2	
	resync_analog (analog dividers re-synchronization) The analog output dividers include a synchronization mechanism to ensure phase lock at low frequencies between the input and the output.			1	Analog divider only synchronized during first 2 seconds after power-up. Analog dividers always synchronized. This keeps t clocks divided down from the APLL output, in syn with equivalent frequency digital clocks in the DPI Hence ensuring that 6.48 MHz output clocks, and above, are in sync with the DPLL even though only 77.76 MHz clock drives the APLL.			
3	Test Control Leave unchanged	l or set to 0		0	-			
2	8k Edge Polarity When lock 8k mode is selected for the current input reference source, this bit allows the system to lock on either the rising or the falling edge of the input clock.			0 1	Lock to falling clock edge. Lock to rising clock edge.			
1	Test Control Leave unchanged	l or set to zero		0	-			
0	Test Control Leave unchanged	l or set to zero		0	-			

FINAL

ACS8522 SETS LITE

DATASHEET

SEMTECH

Address (hex): 05

Register Name	sts_interrupts		Description	(R/W) Bits [7:0 status register.] of the interrupt	Default Value	1111 1111	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
SEC3 valid change					SEC1 valid change			
Bit No.	Description			Bit Value	Value Description	on		
7	SEC3 valid change Interrupt indicating that input SEC3 has become valid (if it was invalid), or invalid (if it was valid). Latched until reset by software writing a 1 to this bit			0 1	Input SEC3 has not changed status (valid/invalid Input SEC3 has changed status (valid/invalid). Writing 1 resets the input to 0.			
[6:4]	Not used.			-	-			
3	SEC2 valid change Interrupt indicating valid (if it was inva Latched until reset	g that input SEC Ilid), or invalid (it	f it was valid).	0 1	Input SEC2 has not changed status (valid/invalid Input SEC2 has changed status (valid/invalid). Writing 1 resets the input to 0.			
2	SEC1 valid change Interrupt indicating valid (if it was inva Latched until reset	g that input SEC Ilid), or invalid (it	f it was valid).	0 1	Input SEC1 has not changed status (valid/invalid Input SEC1 has changed status (valid/invalid). Writing 1 resets the input to 0.			
[1:0]	Not used.			-	-			

FINAL

Address (hex): 06

Register Name	sts_interrupts		Description	(R/W) bits [15:8] of the interrupt status register.		Default Value	0111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
operating_ mode	main_ref_failed						SEC4 valid change
Bit No.	Description			Bit Value	Value Descriptio	n	
7	operating_mode Interrupt indicating that the operating mode has changed. Latched until reset by software writing a 1 to this bit.			0 1	Operating mode has not changed. Operating mode has changed. Writing 1 resets the input to 0.		
6	main_ref_failed Interrupt indicatir failed. This interru input cycles. This the input to becon generated in Free until reset by soft	upt will be raised is much quicker me invalid. This i e-run or Holdover	after 2 missing than waiting for nput is not modes. Latched	0 1	Input to the TO DPLL is valid. Input to the TO DPLL has failed. Writing 1 resets the input to 0.		

ACS8522 SETS LITE

DATASHEET

ACS8522 SETS LITE

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 06 (cont...)

Register Name sts_interrupts		Description		(R/W) bits [15:8] of the interrupt status register.		Default Value	0111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
operating_ mode	main_ref_failed						SEC4 valid change
Bit No.	Description			Bit Value	Value Description	on	
[5:1]	Not used.			-	-		
0	SEC4 valid change Interrupt indicating that input SEC4 has become valid (if it was invalid), or invalid (if it was valid). Latched until reset by software writing a 1 to this bit.			0 1	Input SEC4 has not changed status (valid/invali Input SEC4 has changed status (valid/invalid). Writing 1 resets the input to 0.		

FINAL

Address (hex): 07

Register Name	sts_current_DPLL_frequency Description [18:16]			(RO) Bits [18:16] of the current DPLL frequency.		Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
					sts_current_DPLL_frequency[18:			
Bit No.	Description			Bit Value	Value Descripti	on		
[7:3]	Not used.			-	-			
[2:0]	for the TO path is	TO_select) of Re source_select) = s reported.	-	-	See register de sts_current_DP	scription of LL_frequency at a	ddress OD hex.	

Register Name	sts_interrupts		Description	(R/W) Bits [23:: status register.	16] of the interrupt	Default Value	0101 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	T4_status						
Bit No.	Description			Bit Value	Value Descriptio	n	
7	Not used.			-	-		

ACS8522 SETS LITE

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 08 (cont...)

Register Name	sts_interrupts		Description	(R/W) Bits [23: status register.	16] of the interrupt	Default Value	0101 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	T4_status						
Bit No.	Description			Bit Value	Value Descriptior	1	
6	T4_status Interrupt indicating that the T4 DPLL has lost lock (if it was locked) or gained lock (if it was not locked). Latched until reset by software writing a 1 to this bit.				Input to the T4 DI Input to the T4 DI Writing 1 resets t	PLL has lost/gai	0
[5:0]	Not used.			-	-		

FINAL

Register Name	sts_operating		Description	(RO) Current op the device's inte machine.	0	Default Value	0100 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	T4_DPLL_Lock	TO_DPLL_freq_ soft_alarm	T4_DPLL_freq_ soft_alarm		TO	_DPLL_operating_	mode
Bit No.	Description			Bit Value	Value Descripti	on	
7	Not used.			-	-		



ADVANCED COMMUNICATIONS **FINAL** DATASHEET Address (hex): 09 (cont...) Register Name sts_operating Description (RO) Current operating state of **Default Value** 0100 0001 the device's internal state machine. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit O T4_DPLL_Lock TO_DPLL_freg_ T4_DPLL_freg_ TO_DPLL_operating_mode soft_alarm soft_alarm Bit No. **Bit Value** Description **Value Description** 6 T4_DPLL_Lock 0 T4 DPLL not phase locked to reference source. Reports current phase lock status of the T4 DPLL. 1 T4 DPLL phase locked to reference source. The T4 DPLL does not have the same state machine as the TO DPLL, as it does not support all the features of the TO DPLL. It can only report its state as locked or unlocked. The bit indicates that the T4 DPLL is locked by monitoring the T4 DPLL phase loss indicators, which potentially come from four sources. The four phase loss indicators are enabled by the same registers that enable them for the TO DPLL, as follows: the fine phase loss detector enabled by Reg. 73 Bit 7, the coarse phase loss detector enabled by Reg. 74 Bit 7, the phase loss indication from no activity on the input enabled by Reg. 73 Bit 6 and phase loss from the DPLL being at its minimum or maximum frequency limits enabled by Reg. 4D Bit 7. For the T4 DPLL lock indicator (at Reg. 09 Bit 6) the bit will latch an indication of phase lost from the coarse phase lock detector such that when an indication of phase lost (or not locked) is set it stays in that phase lost or not locked state (so Reg. 09 Bit 6 =0). For this bit to give a correct current reading of the T4 DPLL locked state, then the coarse phase loss detector should be temporarily disabled (set Reg. 74 Bit 7 = 0), then the T4 locked bit can be read (Reg. 09 Bit 6), then the coarse phase loss detector should be re-enabled again (set Reg. 74 Bit 7 = 1). Once the bit is indicating "locked" (Reg. 09 Bit 6=1), it is always a correct indication and no change to the coarse phase loss detector enable is required. If at any time any cycle slips occur that trigger the coarse phase loss detector (which monitors cycle slips) then this information is latched so that the lock bit (Reg. 09 Bit 6) will go low and stay low, indicating that a problem has occurred. It is then a requirement that the coarse phase loss detector's disable/re-enable sequence is performed during a read of the T4 locked bit, in order to get a current indication of whether the T4 DPLL is locked.

ACS8522 SETS LITE

DATASHEET

|--|

Address (hex): 09 (cont...)

Register Name	sts_operating		Description	(RO) Current operating state of Default Value 0100 the device's internal state machine.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
	T4_DPLL_Lock	TO_DPLL_freq_ soft_alarm	T4_DPLL_freq_ soft_alarm		TO	_DPLL_operating_	mode		
Bit No.	Description			Bit Value	Value Description				
5	TO_DPLL_freq_s The TO DPLL has	oft_alarm s a programmable	frequency limit	0	TO DPLL tracking its reference within the limits o the programmed "soft" alarm.				
	extent to which i limiting. The "sof the DPLL trackin	limit. The frequer t will track a refere ft" limit is the poin g a reference will he status of the "s	ence before t beyond which cause an alarm.	1	TO DPLL tracking its reference beyond the limits of the programmed "soft" alarm.				
4	T4_DPLL_freq_s		fraguianau limit	0	T4 DPLL tracking its reference within the limits o				
	The T4 DPLL has a programmable frequency limit and "soft" alarm limit. The frequency limit is the extent to which it will track a reference before limiting. The "soft" limit is the point beyond which the DPLL tracking a reference will cause an alarm. This bit reports the status of the "soft" alarm.			1	the programmed "soft" alarm. T4 DPLL tracking its reference beyond the limits of the programmed "soft" alarm.				
3	Not used.			-	-				
[2:0]		ting_mode I to report the stat hine controlling the		000 001 010 011 100 101 110 111	Not used. Free Run. Holdover. Not used. Locked. Pre-locked2. Pre-locked. Phase Lost.				

FINAL

ADVANCED COMMUNICATIONS

Address (hex): **OA**

Register Name	sts_priority_table		Description	(RO) Bits [7:0] of priority table.	the validated	Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
	Highest priority vali	dated source		Currently selected source					
Bit No.	Description			Bit Value	Value Descript	ion			
[7:4]	Highest priority validated source Reports the input channel number of the highest priority validated source. When Bit 4 ($T4_TO_select$) of Reg. 4B ($cnfg_registers_source_select$) = 0 the highest priority validated source for the T0 path is reported. When this Bit 4 = 1 the highest priority validated source for the T4 path is reported.			0000 0011 0100 1000 1001	No valid source available. Input SEC1 is the highest priority valid source. Input SEC2 is the highest priority valid source. Input SEC3 is the highest priority valid source. Input SEC4 is the highest priority valid source.				
[3:0]	Currently selected si Reports the input ch selected source. Wh is not necessarily th validated source. When Bit 4 (T4_T0_: (cnfg_registers_source for the when this Bit 4 = 1 the the T4 path is report a Non-revertive mod same as the highest	e same number e same as the select) of Reg. rce_select) = 0 the TO path is the currently se ted. The T4 pa le so this will a	4B 0 the currently reported. elected source for th does not have always be the	0000 0011 0100 1000 1001 All other values	Input SEC2 is t Input SEC3 is t	ently selected. he currently select he currently select he currently select he currently select	ed source. ed source.		

FINAL

ACS8522 SETS LITE

DATASHEET

ADVANCED COMMUNICATIONS

FINAL

Address (hex): **OB**

Register Name	sts_priority_table		Description	(RO) Bits [15:8] (priority table.	of the validated	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
-	3 rd highest priority va	alidated source	2	2 nd highest priority validated source				
Bit No.	Description			Bit Value	Value Description	on		
[7:4]	3^{rd} highest priority validated source Reports the input channel number of the 3^{rd} highest priority validated source. When Bit 4 (<i>T4_T0_select</i>) of Reg. 4B (<i>cnfg_registers_source_select</i>) = 0 the 3^{rd} highest priority validated source for the T0 path is reported. When this Bit 4 = 1 the value will always be zero as the T4 path does not maintain the 3^{rd} highest priority validated source.			0000 0011 0100 1000 1001 All other values	No source currently selected. Input SEC1 is the currently selected source. Input SEC2 is the currently selected source. Input SEC3 is the currently selected source. Input SEC4 is the currently selected source. Not used.			
[3:0]	2 nd highest priority of Reports the input ch highest priority valid When Bit 4 (T4_T0_i (cnfg_registers_sou priority validated so When this Bit 4 = 1 t source for the T4 pa	nannel number lated source. select) of Reg. rce_select) = 0 urce for the TO he 2 nd highest	4B the 2 nd highest path is reported.	0000 0011 0100 1000 1001 All other values	Input SEC2 is th Input SEC3 is th	ently selected. ne currently select ne currently select ne currently select ne currently select	ed source. ed source.	

Address (hex): OC

Register Name	sts_current_DPLL_frequency Description [7:0]			(RO) Bits [7:0] of the current DPLL Default Value 0000 (frequency.			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		В	its [7:0] of sts_cur	rent_DPLL_frequ	ency		
Bit No.	Description			Bit Value	Value Description	n	
[7:0]	Bits [7:0] of sts_o	current_DPLL_fre	equency	-	See register desc sts_current_DPL	•	ddress OD hex.
	When Bit 4 (T4_1	- , .					
	(cnfg_registers_s for the T0 path is	— ,	o the frequency				
	•	•	for the T4 path is				

ACS8522 SETS LITE

DATASHEET

ACS8522 SETS LITE

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): **OD**

Register Name	sts_current_DPLL_frequency Description [15:8]			(RO) Bits [15:8] of the current DPLL frequency.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			sts_current_DPL	L_frequency[15:	8]		
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	in Reg. OC and Re frequency offset When Bit 4 (T4_T (cnfg_registers_s for the T0 path is	register is comb eg. 07 to repres of the DPLL. O_select) of Re source_select) = reported.	and with the value sent the current	-	respect to the of in Reg. 07, Reg concatenated. signed integer. dec. will give th the XO frequen that has been cnfg_nominal_ value is actuall can be viewed rate of change bit 3 of Reg. 38	ulate the ppm offse crystal oscillator fre g. OD and Reg. OC r This value is a 2's The value multipli- te value in ppm offs cy, allowing for any performed, via frequency, Reg. 30 y the DPLL integra as an average freq is related to the DI 3 is <i>High</i> then this v peen pulled to its m	equency, the value need to be complement ed by 0.0003068 set with respect to crystal calibration c and 3D. The l path value so it juency, where the PLL bandwidth. If value will freeze if

FINAL

Register Name	sts_sources_valid		Description	(RO) 8 least sig sts_sources_va	nificant bits of the alid register.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
SEC3				SEC2	SEC1		
Bit No.	Description			Bit Value	Value Descriptio	n	
7 SEC3				0	Input SEC3 is inv	alid.	
	Bit indicating if SEC3 is valid. The input is valid if either it has no outstanding alarms, or it only has a soft frequency alarm.			1	Input SEC3 is val	id.	
[6:4]	Not used.			-	-		
3	SEC2			0	Input SEC2 is inv	alid.	
	Bit indicating if SEC2 is valid. The input is valid if either it has no outstanding alarms, or it only has a soft frequency alarm.			1	Input SEC2 is val	id.	
2	SEC1			0	Input SEC1 is inv	alid.	
	Bit indicating if SEC either it has no outs soft frequency alarr	standing alarm		1	Input SEC1 is val	id.	
[1:0]	Not used.			-	-		

Register Name	sts_sources_valid		Description	(RO) 8 most significant bits of the sts_sources_valid register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
							SEC4
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:1]	Not used.			-	-		
0	SEC4			0	Input SEC4 is inv	alid.	
	Bit indicating if SEC4 either it has no outs soft frequency alarm	tanding alarr	•	1	Input SEC4 is val	id.	

FINAL

Address (hex): 11

Register Name		s_reference_sources Des puts SEC1 & SEC2		(RO except for test when R/W) Reports any alarms active on inputs.		Default Value	0110 0110 Bit 0		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3					
		tatus of SEC2 Inp tatus of SEC3 Inp		Address 11: Status of SEC1 Input Address 14: Status of SEC4 Input					
Out-of-band alarm (soft)	Out-of-band alarm (hard)	No activity alarm	Phase lock alarm	Out-of-band alarm (soft)	Out-of band alarm (hard)	No activity alarm	Phase lock alarm		
Bit No.	Description			Bit Value	Value Description				
7&3	Out-of-band alarm (soft) Soft out-of-band alarm bit for input. A "soft" alarm will not invalidate an input.			0 1	No alarm. Alarm armed. Alarm thresholds set by Reg. 49 bits [7:4], or by Reg. 4A bits 7:4 if the input is currentl selected.				
6&2	Out-of-band alarm (hard) Hard out-of-band alarm bit for input. A "hard" alarm will invalidate an input.			0 1	No alarm. Alarm armed. Alarm thresholds set by Reg. 49 bit [3:0], or by Reg. 4A bits [3:0] if the input is curren selected.				
5&1	No activity alar Alarm indicatio	m In from the activit	y monitors.	0 1	No alarm. Input has an active no activity alarm.				
4 & 0	Phase lock alarm If the DPLL can not indicate that it is phase locked onto the current source within 100 seconds this alarm will be raised.			0 1	No alarm. Phase lock alaı	m.			

DATASHEET



ADVANCED COMMUN	NICATIONS	FINAL	DATA	SHEET
Address (hex): 13	As Reg. 11, but for sts_refere	ence_sources, Input SEC3	Default Value: 0110 0110	
Address (hex): 14	As Reg. 11, but for sts_refere	ence_sources, Input SEC4	Default Value: 0110 0110	

Register Name	cnfg_ref_selection (SEC2 & SEC1)	n_priority	Description	(R/W) Configure priority of input SEC1.	es the relative sources SEC2 and	Default Value *(TO) 001100 *(T4) 001100			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
	cnfg_ref_selection_priority_SEC2			cnfg_ref_selection_priority_SEC1					
Bit No.	Description			Bit Value	Value Descriptio	n			
[7:4]	cnfg_ref_selection_priority_SEC2 This 4-bit value represents the relative priority of input SEC2. The smaller the number, the higher the priority; zero disables the input. *When Bit 4 (T4_T0_select) of Reg. 4B (cnfg_registers_source_select) = 0 the priority for the T0 path is configured. When this Bit 4 = 1 the priority for the T4 path is configured.			0000 0001-1111	Input SEC2 unavailable for automatic selectio I Input SEC2 priority value.				
[3:0]	cnfg_ref_selection This 4-bit value re- input SEC1. The s priority; zero disal *When Bit 4 (T4_ (cnfg_registers_s) the T0 path is cor When this Bit 4 = configured.	epresents the re smaller the num bles the input. TO_select) of Re ource_select) = ifigured.	lative priority of ber, the higher the eg. 4B O the priority for	0000 0001-1111	Input SEC1 unav Input SEC1 prior	ailable for automa ity value.	atic selection.		



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 1B

Register Name	cnfg_ref_selection_priority Description (SEC3)			(R/W) Configures the relative priority of input source SEC3.		Default Value *(T0) 0100 0000 *(T4) 0101 0100		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
	cnfg_ref_selection	on_priority_SEC	23					
Bit No.	Description			Bit Value	Value Descript	tion		
[7:4]	<i>cnfg_ref_selection_priority_SEC3</i> This 4-bit value represents the relative priority of input SEC3. The smaller the number, the higher the priority; zero disables the input. *When Bit 4 (<i>T4_T0_select</i>) of Reg. 4B (<i>cnfg_registers_source_select</i>) = 0 the priority for the T0 path is configured. When this Bit 4 = 1 the priority for the T4 path is configured.			0000 0001-1111	Input SEC3 un Input SEC3 pri	available for automa ority value.	tic selection.	
[3:0]	Not used.			-	-			

FINAL

Register Name	cnfg_ref_selectio (SEC4)	on_priority	Description	(R/W) Configures the relative priority of input source SEC4.		Default Value *(T0) 0000 0101 *(T4) 0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
				cnfg_ref_selection_priority_SEC4				
Bit No.	Description			Bit Value	Value Descrip	tion		
[7:4]	Not used.			-	-			
[3:0]	input SEC4. The priority; zero disa *When Bit 4 (74)	epresents the r smaller the nur ables the input. _TO_select) of F source_select) = nfigured.	elative priority of nber, the higher th Reg. 4B = 0 the priority for	0000 0001-1111 e	Input SEC4 un Input SEC4 pri	available for automa ority value.	tic selection.	

SEMTECH

FINAL

ACS8522 SETS LITE

DATASHEET

Register Name	cnfg_ref_source_ SEC <n>, where for 1</n>		Description	(R/W) Configuration of the Default Value 0000 frequency and input monitoring for input SEC <n>.</n>			0000 0000
Bit 7	it 7 Bit 6 Bit 5 Bit 4				Bit 2	Bit 1	Bit O
divn_SEC <n></n>	lock8k_SEC <n></n>	bucket_i	d_SEC <n></n>		reference_source	_frequency_SEC<	n>
Bit No.	Description			Bit Value	Value Descripti	on	
7	divn_SEC <n> This bit selects wh divided in the pro- being input to the Reg. 46 and Reg.</n>	grammable pre-c	divider prior to ency monitor- see	0 1		ed directly to DPLI ed to DPLL and m	
6	to the DPLL. This	set pre-divider pr results in the DP has been divided	rior to being input PLL locking to the I to 8 kHz. This bit	0 1	•	ed directly to DPLI ed to DPLL via pre	
[5:4]	bucket_id_SEC <n Every input has its activity monitoring configurations for to Reg. 5F. This 2 used for input SEC</n 	s own Leaky Buc g. There are four each Leaky Buc -bit field selects	possible ket- see Reg. 50	00 01 10 11	Configuration 0 Input SEC <n> a Configuration 1 Input SEC<n> a Configuration 2</n></n>	ctivity monitor use ctivity monitor use ctivity monitor use	es Leaky Bucket es Leaky Bucket
[3:0] reference_source_frequency_SEC <n> Programs the frequency of the reference source connected to input SEC<n>. If divn_SEC<n> is set, then this value should be set to 0000 (8 kHz).</n></n></n>			0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011-1111	8 kHz. 1544/2048 kH in Reg. 34). 6.48 MHz. 19.44 MHz. 25.92 MHz. 38.88 MHz. 51.84 MHz. 77.76 MHz. Not used. 2 kHz. 4 kHz. Not used.	z (dependant on E	Bit 2 (ip_sonsdhi	

Address (hex): 23	Use description for Reg. 22, but use $\langle n \rangle = 2$	Default Value: 0000 0000
Address (hex): 27	Use description for Reg. 22, but use $\langle n \rangle = 3$	Default Value: 0000 0011
Address (hex): 28	Use description for Reg. 22, but use $\langle n \rangle = 4$	Default Value: 0000 0011

ACS8522 SETS LITE

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 32

Register Name	cnfg_operating_mode		Description	(R/W) Register to force the state of the TO DPLL controlling state machine.		Default Value	efault Value 0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit O				
					TO_	DPLL_operating_	mode		
Bit No.	Description			Bit Value	Value Descriptio	n			
[7:3]	Not used.			-	-				
[2:0]	TO_DPLL_operating_m This field is used to co finite state machine co of zero is used to allow control itself. Any othe machine to jump into t taken when forcing the forced, the internal mo affect the internal stat user is responsible for functions required to a functionality.	ntrol the st ntrolling th v the finite r value will that state. O e state mac onitoring fu e machine all monitor	e TO DPLL. A value state machine to force the state Care should be chine. Whilst it is nctions cannot therefore, the ring and control	000 001 010 011 100 101 110 111	Automatic (interr Free Run. Holdover. Not used. Locked. Pre-locked2. Pre-locked. Phase Lost.	nal state machine	e controlled).		

FINAL

Register Name	force_select_reference_source		Description		used to force the articular reference TO DPLL.	Default Value	0000 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
					forced_refe	rence_source	
Bit No.	Description			Bit Value	Value Description	n	
[7:4]	Not used.			-	-		



	D COMMUNI : 33 (cont		FIN				DATASHE
Register Name	force_select_refe	erence_source	Description	(R/W) Register u selection of a pa source for the TC	rticular reference	Default Value	0000 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
					forced_refe	rence_source	
Bit No.	Description			Bit Value	Value Description	on	
[3:0]	TO DPLL. Value or the automatic con Using this mecha functions assumi the device is not	ng the source to l f O hex will leave ntrol mechanism nism will bypass ng the selected i in state "Locked locked in the us vice will not cha not allowed to di register is simply ected input refer ure selection of t nder all circums	within the device. all the monitoring nput to be valid. If " then it will ual manner. If the nge state to isqualify the y to raise the ence to "1" he programmed tances, Revertive	0000 0011 0100 1000 1001 1111 All other values	TO DPLL forced TO DPLL forced TO DPLL forced	machine source to select input SE to select input SE to select input SE to select input SE	EC1. EC2. EC3.

Register Name	cnfg_input_mode		Description	(R/W) Register controlling various C input modes of the device.		Default Value	1100 1010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
Set to 0	phalarm_time- out	XO_edge	man_holdover	extsync_en	ip_sonsdhb		reversion_mode	
Bit No.	Description			Bit Value	Value Descriptio	n		
7	Set to 0.			0	Set to 0.			
6	phalarm_timeou Bit to enable the		out facility on phase	0	Phase alarms on sources only cancelled by software.			
	alarms. When er alarm set will ha 128 seconds.	-	ce with a phase rm cancelled after	1	Phase alarms on sources automatically time out.			
5	XO_edge If the 12.800 MHz oscillator module connected to REFCLK has one edge faster than the other, then for jitter performance reasons, the faster edge should be selected. This bit allows either the rising edge or the falling edge to be selected.			0	Device uses the rising edge of the external oscillator.			
				1		falling edge of th	e external	

ACS8522 SETS LITE

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 34 (cont...)

Register Name	cnfg_input_mod	е	Description	(R/W) Register input modes of	controlling various f the device.	Default Value	1100 1010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Set to 0	phalarm_time- out	XO_edge	man_holdover	extsync_en	ip_sonsdhb		reversion_mode	
Bit No.	Description			Bit Value	Value Descriptio	n		
4	is taken directly	from Reg. 3E/Re frequency). If thi	s bit is set then it	0 1	Holdover frequency is determined automatically. Holdover frequency is taken from cnfg_holdover_frequency register.			
3	a reference Synd	c pulse on the S s bit may enable y be disabled ac	the external Sync	0 1	No external Sync signal- SYNC2K pin ignored. External Sync derived from SYNC2K pin according to auto_extsync_en.			
2	ip_sonsdhb Bit to configure i SONET or SDH d selections of 00 cnfg_ref_source input frequency	erived. This appl 01 (bin) in the _frequency regis	ies only to ters when the	0 1	SDH- inputs set t SONET- inputs se 1544 kHz.	•	l to be 2048 kHz. ted to be	
1	Not used.			-	-			
0 reversion_mode Bit to select Revertive/Non-revertive mode. When in Non-revertive mode, the device will not automatically switch to a higher priority source, unless the current source fails. When in Revertive mode the device will always select the highest priority source.			0 1	Non-revertive mode. Revertive mode.				

FINAL

Address (hex): 38

Register Name	cnfg_dig_outpu	ıts_sonsdh	Description	Configures <i>Digital1</i> and <i>Digital2</i> Default Value 0000 output frequencies to be SONET or SDH compatible frequencies.			0000 1101*
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	dig2_sonsdh	dig1_sonsdh					
Bit No.	Description			Bit Value	Value Description	n	
7	Not used.			-	-		
6	dig2_sonsdh Selects whethe	r the frequencies	generated by the	1	Digital2 can be 12352 kHz.	selected from 154	44/3088/6176/
	SDH.	, C	SONET derived or the SONSDHB pin	0	Digital2 can be : 16384 kHz.	selected from 204	48/4096/8192/

www.semtech.com

DATASHEET

0100 0000

ACS8522 SETS LITE

Default Value

Address (h	ex): 35	
------------	---------	--

Register Name cnfg_T4_path

				and other features in the T4 path.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
lock_T4_to_T0	T4_dig_feed- back				T4_forced_ref	erence_source			
Bit No.	Description			Bit Value	Value Descriptio	n			
7	lock_T4_to_T0			0	T4 path locks inc	lependently from t	the TO path.		
	Bit selects either the T4 direct inputs, or T0 DPLL as the input of the T4 path. This allows the T4 DPLL to be used to produce different sets of frequencies to the T0 DPLL but still maintain lock.				T4 DPLL locks to	the output of the	TO DPLL.		
6	T4_dig_feedback			0	T4 DPLL in analo	g feedback mode.			
	- 0-		de for the T4 DPLL.	1	T4 DPLL in digital feedback mode.				
[5:4]	Not used.			-	-				
[3:0]	T4_forced_refere	nce source		0000	T4 DPLL automa	tic source selectio	n.		
	This field can be u	used to force the	e T4 DPLL to select	0011	T4 DPLL forced t	o select input SEC	:1.		
	a particular input	. A value of zero	in this field allows	0100	T4 DPLL forced t	o select input SEC	2.		
	the T4 input to be	e selected auton	natically via the	1000	T4 DPLL forced t	o select input SEC	3.		
	priority and input	monitoring fund	ctions.	1001	T4 DPLL forced t	o select input SEC	4.		
				All other values	Not used.				

FINAL

Register to configure the inputs

Description



ACS8522 SETS LITE

DATASHEET

0000 1101*

Bit O

	D COMMUN 38 (cont.		FI	NAL		
Register Name	cnfg_dig_outpu	ts_sonsdh	Description	output frequen	ital1 and Digital2 cies to be SONET ible frequencies.	Default Value
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1
	dig2_sonsdh	dig1_sonsdh				
Bit No.	Description			Bit Value	Value Description	on

Bit No.	Description	Bit Value	Value Description
5	dig1_sonsdh Selects whether the frequencies generated by the	1	Digital1 can be selected from 1544/3088/6176/ 12352 kHz.
	Digital1 frequency generator are SONET derived or SDH.	0	Digital1 can be selected from 2048/4096/8192/ 16384 kHz.
	*Default value of this bit is set by the SONSDHB pin at power-up.		
[4:0]	Not used.	-	-

Register Name	cnfg_digtial_freq	uencies Description		(R/W) Configur frequencies of	es the actual Digital1 & Digital2.	Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
digital2_frequency digital1_frequency							
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:6]	digital2_frequend	cy		00	Digital2 set to 1	544 kHz or 2048	kHz.
	Configures the fre	equency of Digita	12. Whether this is	01	Digital2 set to 3088 kHz or 4096 kHz.		
	SONET or SDH ba	ased is configure	d by Bit 6	10	Digital2 set to 6176 kHz or 8192 kHz.		
	(dig2_sonsdh) of	Reg. 38.		11	Digital2 set to 12353 kHz or 16384 kHz.		
[5:4]	digital1_frequend	<i>cy</i>		00	Digital1 set to 1544 kHz or 2048 kHz.		
	Configures the fre	equency of Digita	11. Whether this is	01	Digital1 set to 30	088 kHz or 4096	kHz.
	SONET or SDH based is configure		gured by Bit 5 10 Digital1 set to 6176 kl			176 kHz or 8192	kHz.
	(dig1_sonsdh) of	Reg. 38.		11	Digital1 set to 12	2353 kHz or 163	84 kHz.
[3:0]	Not used.						

ACS8522 SETS LITE

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 3A

Register Name	cnfg_differential_outputs		Description	compatibility of	es the electrical f the differential 1 to be 3 V PECL or	Default Value	1100 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						01_LV	DS_PECL
Bit No.	Description			Bit Value	Value Descripti	on	
[7:2]	Not used.			-	-		
[1:0]	01_LVDS_PECL			00	Output 01 disal	oled.	
		electrical compa	tibility of Output 01	01	•	PECL compatible.	
	between 3 V PECL and 3 V LVDS.			10	Output 01 3 V LVDS compatible.		
				11	Not used.		

FINAL

Register Name	cnfg_auto_bw_sel		Description	(R/W) Register automatic band the TO DPLL pa	dwidth selection for	Default Value	1111 1101	
Bit 7	Bit 6	Bit 5	Bit 5 Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
auto_BW_sel				TO_lim_int				
Bit No.	Description			Bit Value	Value Descriptio	n		
7	auto_BW_sel Bit to select locked b		0,	1	Automatically selects either locked or acquisition bandwidth as appropriate.			
	acquisition bandwid	th (Reg. 69) fo	or the TO DPLL.	0	Always selects lo	ocked bandwidth.		
[6:4]	Not used.			-	-			
3	TO_lim_int			1	DPLL value froze	en.		
	When set to 1 the im- limited or frozen whe or max. frequency. T subsequent oversho Note that when this frequency value via c and 07) is also froze	en the DPLL re his can be use ot when the D happens, the current_DPLL_	aches either min. ed to minimize IPLL is pulling in. reported	0	DPLL not frozen.			
[2:0]	Not used.			-	-			

ACS8522 SETS LITE

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 3C

Register Name	cnfg_nominal_frequency [7:0]		Description	(R/W) Bits [7:0] of the register used to calibrate the crystal oscillator used to clock the device.		Default Value	1001 1001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			cnfg_nominal_f	requency_value[7	:0]		
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	cnfg_nominal_frequency_value[7		7:0]	-	0	scription of Reg. 3 _frequency_value[:	

FINAL

Address (hex): 3D

Register Name	cnfg_nominal_frequency [15:8]		Description	(R/W) Bits [15:8] of the register used to calibrate the crystal oscillator used to clock the device.		Default Value	1001 1001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	lit 3 Bit 2	Bit 1	Bit O
			cnfg_nominal_fr	equency_value[15	5:8]		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	 [7:0] cnfg_nominal_frequency_value[15:8] This register is used in conjunction with Reg. 3C (cnfg_nominal_frequency_value[7:0]) to be able to offset the frequency of the crystal oscillator by up to +514 ppm and -771 ppm. The default value represents 0 ppm offset from 12.800 MHz. This value is an unsigned integer. 				oscillator freque Reg. 3D hex ner an unsigned int 0.0196229 dec calculate the ab	ram the ppm offse ency, the value in ed to be concaten eger. The value m e. will give the valu psolute value, the ds to be subtracte	Reg. 3C and ated. This value is ultiplied by ie in ppm. To default 39321

Register Name	cnfg_holdover_frequ [7:0]	lency	Description	Description (R/W) Bits [7:0] of the manual Holdover frequency register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			holdover_free	quency_value[7:0]			
Bit No.	Description			Bit Value	Value Descript	on	
[7:0]	holdover_frequency	_value[7:0]		-	See Reg. 3F (cr	nfg_holdover_frequ	uency) for details.

ACS8522 SETS LITE

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 3F

Register Name	cnfg_holdover_fr [15:8]	requency	Description	(R/W) Bits [15:8] of the manual Holdover frequency register.		Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
			holdover_freque	ency_value[15:8]]			
Bit No.	Description			Bit Value	e Value Description			
[7:0]	in Reg. 3E and Bi programmed Hole This register is de read the sts_curr (Reg. OC, Reg. OE The result will the write back to the This register can	register is comb its [2:0] of Reg. dover frequency esigned such th rent_DPLL_freq D and Reg. 07) a en be in a suitat cnfg_holdover_ be programmed ed Holdover fred value, see Bit 5	bined with the value 40 to represent the y of the TO DPLL. at software can uency register and filter the value. ble format to simply frequency register. d to read back the quency rather than	-	DPLL with respe the value in Reg Reg. 40 need to 2's complemen	ulate the Holdover ect to the crystal os g. 3E and the value b be concatenated t signed integer. T 0003068 dec. wil	cillator frequency e in Bits [2:0] of . This value is a he value	

FINAL

Register Name	cnfg_holdover_modes		Description	(R/W) Register to control the Holdover modes of the TO DPLL.		Default Value	1000 1000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
auto_averaging	fast_averaging read_average mini_ho			dover_mode holdover_frequency_value [18:16			ue [18:16]	
Bit No.	Description			Bit Value	Value Descripti	on		
7		use of the averag	, , ,	0	Averaged frequency not used, Holdover frequence either manual or instantaneously frozen.			
	0	dover. This bit is o r control (Bit 4, <i>ma</i>	,	1	Averaged frequency used, providing manual Holdover mode is not engaged.			
6	fast_averaging			0	0 Slow Holdover frequency averaging en			
	Bit to control the rate of averaging of the Holdover frequency. Fast averaging gives a -3db response point of approximately 8 minutes. Slow averaging give a -3db response point of approximately 110 minutes.			1	Fast Holdover frequency averaging enable			



DATASHEET

Address (hex): 40 (cont...)

Register Name	cnfg_holdover_modes Bit 6 Bit 5		Description	(R/W) Register to control the Holdover modes of the TO DPLL.		Default Value	1000 1000	
Bit 7			Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
auto_averaging	fast_averaging	read_average	mini_holo	dover_mode	holdove	er_frequency_valu	ıe [18:16]	
Bit No.	Description			Bit Value	Value Descriptio	Description		
5	<i>read_average</i> Bit to control wh	ether the value re	ad from the	0	Value read from holdover_frequency_value is t value written to it.			
	written to that re frequency. This a averager as part	ncy_value registe egister, or the aver allows software to of the Holdover a r mode plus softw e.	raged Holdover use the internal Igorithm, but use	1	Value read from a <i>holdover_frequency_value</i> is either the fast or slow averaged frequency as determined by <i>fast_averaging</i> .			
[4:3]	mini_holdover_n Mini-holdover is	node a term used to des	scribe the state of	00	Mini-holdover frequency determined in the sar way as for full Holdover mode.			
		t is in locked mode		01	Mini-holdover frequency frozen instantaneous			
	temporarily lost	its input. This may	/ be a temporary	10	Mini-holdover frequency taken from fast avera			
	state, or last for many seconds whilst an input is checked for inactivity. The DPLL behaves exactly as in Holdover, and the frequency can be determined in the same selection of ways (instantaneously, fas averaged or slow averaged).				Mini-holdover fre	equency taken fro	om slow averager	

FINAL



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 41

Register Name	cnfg_DPLL_freq_limit Description [7:0]			(), , L	(R/W) Bits [7:0] of the DPLL frequency limit register.		0111 0110
Bit 7	Bit 6 Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			DPLL_freq_l	imit_value[7:0]			
Bit No.	Description			Bit Value	Value Descrip	tion	
[7:0]	to which either the source before lim range of the DPLI determined by the when compared t oscillator clocking calibrated using c and 3D, then this into account. The	hes the extent of the TO or the T4 l hiting- i.e. it repr Ls. The offset of the offset of g the device. If the confg_nominal_f calibration is a DPLL frequence L when compare	resents the pull-in f the device is set of the DPLL the external crystal the oscillator is requency Reg. 3C nutomatically taken		Bits [1:0] of Ro to be concater and represent	culate the frequence eg. 42 and Bits [7:0 nated. This value is s limit <i>both</i> positive e multiplied by 0.07)] of Reg. 41 need a unsigned intege and negative in

FINAL

Register Name	cnfg_DPLL_freq_lii [9:8]	0		Description(R/W) Bits [9:8] of the DPLL frequency limit register.			0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						DPLL_freq_	imit_value[9:8]
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]	DPLL_freq_limit_va	alue[9:8]		-	See Reg. 41 (cn	fg_DPLL_freq_lim	nit) for details.



Address (hex): 43

Register Name	cnfg_interrupt_mask [7:0]		Description	(R/W) Bits [7:0] of the interrupt mask register.		Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
SEC3 interrupt not masked				SEC2 interrupt not masked	SEC1 interrupt not masked			
Bit No.	Description			Bit Value	Value Description			
7	SEC3 interrupt not masked			0	Input SEC3 cannot generate interrupts.			
	Mask bit for input SE	C3 interrupt.		1	Input SEC3 can generate interrupts.			
[7:2]	Not used.			-	-			
3	SEC2 interrupt not ma	asked		0	Input SEC2 cannot generate interrupts.			
	Mask bit for input SE			1	Input SEC2 can generate interrupts.			
2	SEC1 interrupt not ma	asked		0	Input SEC1 cannot generate interrupts.			
_	Mask bit for input SE			1	•	generate interrup	•	
[1:0]	Not used.			-	-			

FINAL

Address (hex): 44

Register Name	cnfg_interrupt_mask [15:8]		Description	(R/W) Bits [15:8] of the interrupt mask register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
operating_ mode interrupt not masked	main_ref_failed interrupt not masked						SEC4 interrupt not masked
Bit No.	Description			Bit Value	Value Description	on	
7	operating_mode i	nterrupt not mas	sked	0	Operating mode cannot generate interrupts.		
	Mask bit for opera	ating_mode inter	rupt.	1	Operating mode can generate interrupts.		
6	main_ref_failed ir	nterrupt not mas	ked	0	Main reference failure cannot generate interrupt		
	Mask bit for main	_ref_failed inter	rupt.	1	Main reference failure can generate interrupts.		
[5:1]	Not used.			-	-		
0	SEC4 interrupt no	t masked		0	Input SEC4 cannot generate interrupts.		
	Mask bit for input	SEC4 interrupt.		1	•	generate interrup	•

ACS8522 SETS LITE

DATASHEET



ADVANCED COMMUNICATIONS

FINAL

Address (hex): 45

Register Name Bit 7	cnfg_interrupt_mask [23:16]		Description	(R/W) Bits [23:16] of the interrupt mask register.		Default Value	0000 0000
	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	T4_status interrupt not masked						
Bit No.	Description			Bit Value	Value Descriptio	n	
7	Not used.			-	-		
6	T4_status			0	Change in T4 sta	itus cannot gene	rate interrupts.
	Mask bit for T4_status interrupt.			1	Change in T4 sta	0	•
[5:0]	Not used.			-	-		

Address (hex): 46

Register Name	cnfg_freq_divn [7:0]		Description	(R/W) Bits [7:0] of the division factor for inputs using the DivN feature.		Default Value	1111 1111		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
			divn_	value[7:0]					
Bit No.	Description			Bit Value	Value Descripti	on			
[7:0]	divn_value[7:0]			-	See Reg. 47 (cnfg_freq_divn) for details.				

Register Name cnfg_freq_divn [13:8]		Description			8] of the division s using the DivN	Default Value	0011 1111	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
		divn_value[13:8]						
Bit No.	Description			Bit Value	Value Description	on		
[7:6]	Not used.			-	-			



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 47 (cont...)

Register Name	cnfg_freq_divn [13:8]	Description		(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	(R/W) Bits [13:8] of the division factor for inputs using the DivN feature.		0011 1111		
	Bit 6	Bit 5	Bit 4	Bit 3	Bit 3 Bit 2 Bit 1				
				divn_v	alue[13:8]	e[13:8]			
Bit No.	Description			Bit Value	Value Descripti	on			
[5:0]	The divn feature s maximum of 100 value that should	epresents the buts that use the supports input MHz; therefore be written to the dec.). Use of h	integer value by ne DivN pre-divider frequencies up to a e, the maximum nis register is nigher DivN values	3	• •	ency will be divide s 1. i.e. to divide b	2		

FINAL

Register Name	cnfg_monitors		Description	(R/W) Configuration register controlling several input monitoring and switching options.		Default Value	0000 0101*	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
freq_mon_clk	los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en	freq_monitor_ soft_enable	freq_monitor_ hard_enable	
Bit No.	Description			Bit Value	Value Description			
7	monitors to be e	source of the cloc ither from the out crystal oscillator.	•	0 1	Frequency monitors clocked by output of TO DPLL Frequency monitors clocked by crystal oscillator frequency.			
6	from the TO DPL enabled this will 1149.1 JTAG sta pin. When enable	ther the <i>main_re</i> L is flagged on the not strictly confo ndard for the fun	e TDO pin. If rm to the IEEE ction of the TDO I simply mimic the	0 1	Normal mode, TDO complies with IEEE 1149 TDO pin used to indicate the state of the <i>main_ref_fail</i> interrupt status. This allows a to have a hardware indication of a source fa very rapidly.			
5	ultra_fast_switch Bit to enable ultra-fast switching mode. When in this mode, the device will disqualify a locked-to source as soon as it detects a few missing input cycles.			0 1	Currently selected source only disqualified b Bucket or frequency monitors. Currently selected source disqualified after I than 3 missing input cycles.			

ACS8522 SETS LITE

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 48 (cont...)

Register Name	cnfg_monitors		Description	(R/W) Configura controlling seve monitoring and		Default Value	0000 0101*	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
freq_mon_clk	los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en	freq_monitor_ soft_enable	freq_monitor_ hard_enable	
Bit No.	Description	ion						
4	external switchin to lock to a pair of the device will b regardless of the SRCSW pin is Lo to input SEC2 re that input. * The default va	of sources. If the e forced to lock t e signal present o ow, the device wil gardless of the s	ice is only allowed SRCSW pin is <i>High</i> , o input SEC1 on that input. If the I be forced to lock ignal present on dependent on the	0 1	Normal operation mode. External source switching mode enabled. Opera mode of the device is always forced to be "lock when in this mode.			
3	operation. If Pha there have been input-output pha unknown. If Pha then it can be fro input-output pha further Phase Bu disabling Phase	a some source sw ase relationship of se Build-out is no ozen. This will ma ase relationship, uild-out events to Build-out could of	been enabled and vitches, then the of the TO DPLL is o longer required, aintain the current	0 1	Phase Build-out not frozen. Phase Build-out frozen, no further Phase Build-o events will occur.			
2	switching. When triggered every t	ime the TO DPLL	e Build-out event is	0 1	Phase Build-out not enabled. TO DPLL locks to ze degrees phase. Phase Build-out enabled on source switching.			
1		oft_enable e frequency mon es using soft frec		0 1		monitor alarms dis monitor alarms en		
0		ard_enable e frequency mon es using hard fre		0 1	Hard frequency monitor alarms disabled. Hard frequency monitor alarms enabled.			

FINAL



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 49

Register Name	cnfg_freq_mon_t	threshold	Description	(R/W) Register to set both the hard and soft frequency alarm limits for the monitors on the input reference sources.		Default Value	0010 0011			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
	soft_frequency_alarm_threshold				hard_frequency_alarm_threshold					
Bit No.	Description			Bit Value	Value Descript	ion				
[7:4]	soft_frequency_a Threshold to trigg sts_reference_so This is only used	ger the soft freq ources registers	uency alarms in the	-	value in the reg limit is symmet	e limit in ppm, add gister, and multiply rical about zero. A an alarm limit of 1	by 3.81 ppm. The value of 0010 bir			
[3:0]	hard_frequency_ Threshold to trigg the sts_reference cause a reference	ger the hard fre e_sources regis	quency alarms in sters, which can		value in the reg limit is symmet	e limit in ppm, add gister, and multiply rical about zero. A an alarm limit of 1	by 3.81 ppm. The value of 0011 bir			

FINAL

Register Name	cnfg_current_fre threshold	rq_mon_	Description	(R/W) Register hard and soft fi limits for the m currently select source.	requency alarm onitors on the	Default Value	0010 0011	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
current_soft_frequency_alarm_threshold				current_hard_frequency_alarm_threshold				
Bit No.	Description			Bit Value	Value Descripti	on		
[7:4]	Threshold to trig sts_reference_so currently selecte source can be m	quency_alarm_thi ger the soft freque burces register ap d source.The curr onitored for freque all other sources	ency alarm in the plying to the ently selected lency using	-	- To calculate the limit in ppm, add one to the 4 value in the register, and multiply by 3.81 ppr limit is symmetrical about zero. A value of 002 corresponds to an alarm limit of ±11.43 ppm.			
[3:0]	Threshold to trigg	ources register ap	ency alarm in the		value in the reg limit is symmet	e limit in ppm, add tister, and multiply rical about zero. A an alarm limit of 1	by 3.81 ppm. The value of 0011 bir	

ACS8522 SETS LITE

ADVANCED COMMUNICATIONS

Address (hex): 4B

Register Name	cnfg_registers_s	ource_select	Description	(R/W) Register to select the source of many of the registers.		Default Value	0000 0000			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O			
	T4_T0_select				frequency_measurement_channel_select					
Bit No.	Description			Bit Value	Value Descript	on				
[7:5]	Not used.			-	-					
4	T4_T0_select			0	T0 path registe	rs selected.				
	Bit to select betw Reg. OA, OB (sts_ Reg. OC, OD and Reg. 77, 78 (sts_	priority_table) 07 (sts_current _.	_DPLL_frequency)	1						
[3:0]	[3:0] frequency_measurement_channel_select Register to select which input channel the frequency measurement result in Reg. 4C (sts_freq_measurement) is taken from.			0011 0111 1000 1001 All other values	Frequency measurement taken from input SEC Frequency measurement taken from input SEC Frequency measurement taken from input SEC Frequency measurement taken from input SEC so Not used- refers to no input channel.					

FINAL

Address (hex): 4C

Register Name	sts_freq_measu	rement	Description	(RO) Register fi frequency mea can be read.	rom which the surement result	Default Value	0000 0000
Bit 7	Bit 6 Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			freq_measu	rement_value			
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	Reg. 4B (cnfg_re will represent the to the frequency crystal oscillator	the value of the the channel n gisters_source offset in frequ monitors. This to the device, o	frequency umber selected in _select). This value ency from the clock can be either the or the output of the Bit 7 cnfg_monitors.	-	calculate the of	2's complement s ffset in ppm of the alue should be mu	selected input

DATASHEET



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 4D

Register Name	cnfg_DPLL_soft_limit		Description	soft frequency DPLLs. Exceed	to program the limit of the two ing this limit will beyond triggering a	Default Value	1000 1110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
freq_lim_ph_ loss			Di	PLL_soft_limit_v	alue		
Bit No.	Description			Bit Value	Value Descriptio	on	
7	freq_lim_ph_loss Bit to enable the phase lost indication when the DPLL hits its hard frequency limit as programmed in Reg. 41 and Reg. 42 (cnfg_DPLL_freq_limit). This results in the DPLL entering the phase lost state any time the DPLL tracks to the extent of its hard limit.			0 1		ed determined no d when DPLL trac	•
[6:0]	DPLL_soft_limit_value Register to program to DPLLs tracks a source frequency alarm flag (sts_operating). This of crystal oscillator frequ programmed calibratio	what exter before rais Bits 5 and 4 fset is com ency taking	sing its soft 4 of Reg. 09, pared to the	-	by 0.628 ppm. T	he limit is symme	ply this 7-bit value etrical about zero. lent to ±8.79 ppm

FINAL

Register Name	cnfg_upper_thre	shold_0	Description	activity alarm s	(R/W) Register to program the activity alarm setting limit for Leaky Bucket Configuration 0.		0000 0110 Bit 0
Bit 7	Bit 6	Bit 6 Bit 5 Bit 4		Bit 3	Bit 2	Bit 1	
		Leaky B	ucket Configurati	on upper_thresho	ld_0_value		
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	<i>upper_threshold_0_value</i> The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 53 (<i>cnfg_decay_rate_0</i>), in which this does not occur, the accumulator is decremented by 1.		-	Value at which inactivity alarm	the Leaky Bucket .	will raise an	
	When the accumulator count reaches the value programmed as the <i>upper_threshold_0_value,</i> the Leaky Bucket raises an input inactivity alarm.						

ACS8522 SETS LITE

DATASHEET

Address (hex): 51

Register Name	cnfg_lower_thres	hold_0	Description	activity alarm r	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 0.		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		Leaky	Bucket Configurati	on lower_thresho	ld_0_value		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	D] lower_threshold_0_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 53 (cnfg_decay_rate_0), in which this does not occur, the accumulator is decremented by 1.			-	Value at which inactivity alarm	the Leaky Bucket .	will reset an
The lower_threshold_0_value is the value at wh the Leaky Bucket will reset an inactivity alarm.							

FINAL

Register Name	cnfg_bucket_size_0		Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 0.		Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		Leaky	Bucket Configura	tion bucket_size_	_0_value		
Bit No.	Description			Bit Value	Value Descript	on	
[7:0]	[7:0] bucket_size_0_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 53 (cnfg_decay_rate_0), in which this does not occur, the accumulator is decremented by 1.		-		the Leaky Bucket o	•	
	The number in the Bu programmed into this		exceed the value				

ACS8522 SETS LITE

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 53

Register Name	cnfg_decay_rate_0		Description	(R/W) Register to program the "decay" or "leak" rate for Leaky Bucket Configuration 0.		Default Value	0000 0001	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 Bit 0		
						-	et Configuration ate_0_value	
Bit No.	Description			Bit Value	Value Description	on		
[7:2]	Not used.			-	-			
[1:0]	decay_rate_0_value			00	Bucket decay ra	te of 1 every 128	ms.	
	The Leaky Bucket op	erates on a	128 ms cycle. If,	01	Bucket decay rate of 1 every 256 ms.			
	during a cycle, it dete	ects that an	input has either	10	Bucket decay rate of 1 every 512 ms.			
	failed or has been en which this occurs, th by 1, and for each pe programmed in this occur, the accumula	e accumulateriod of 1, 2, register, in w	or is incremented 4, or 8 cycles, as which this does not	11	Bucket decay ra	te of 1 every 102	4 ms.	
	The Leaky Bucket ca "decay" at the same effectively at one ha the fill rate.	rate as the	"fill" cycle, or					

FINAL

Register Name	cnfg_upper_threshold_1 Description Bit 6 Bit 5 Bit 4			activity alarm s	to program the setting limit for Configuration 1.	Default Value	0000 0110
Bit 7				Bit 3	Bit 2	Bit 1	Bit O
		Leaky	Bucket Configuration	on upper_thresho	old_1_value		
Bit No.	Description			Bit Value	Value Descript	on	
[7:0]	upper_threshold_1_value The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 57 (cnfg_decay_rate_1), in which this does not occur, the accumulator is decremented by 1.			-	Value at which inactivity alarm	the Leaky Bucket ·	will raise an
	When the accum programmed as t Leaky Bucket rais	he upper_three	shold_1_value, the				

ACS8522 SETS LITE

DATASHEET

Address (hex): 55

Register Name	cnfg_lower_thres	shold_1	Description	activity alarm r	(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 1.		0000 0100 Bit 0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 3 Bit 2 Bit 1		
		Leaky	Bucket Configurati	on lower_thresho	ld_1_value		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	[7:0] <i>lower_threshold_1_value</i> The Leaky Bucket operates on a 128 ms cycle during a cycle, it detects that an input has eith failed or has been erratic, then for each cycle which this occurs, the accumulator is increme by 1, and for each period of 1, 2, 4, or 8 cycle programmed in Reg. 57 (cnfg_decay_rate_1), which this does not occur, the accumulator is decremented by 1.		input has either for each cycle in tor is incremented 4, 4, or 8 cycles, as ecay_rate_1), in	-	Value at which inactivity alarm	the Leaky Bucket .	will reset an
The lower_threshold_1_value is the Leaky Bucket will reset an ina							

FINAL

Register Name	cnfg_bucket_size_1		Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 1.		Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Leaky	Bucket Configura	tion bucket_size_	_1_value		
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	bucket_size_1_value The Leaky Bucket ope during a cycle, it dete failed or has been err which this occurs, the by 1, and for each per programmed in Reg. S which this does not of decremented by 1.	cts that an in atic, then for accumulato riod of 1, 2, 4 57 (cnfg_dec	put has either each cycle in r is incremented l, or 8 cycles, as ay_rate_1), in	-		the Leaky Bucket o	•
	The number in the Bu programmed into this		exceed the value				



ADVANCED COMMUNICATIONS

FINAL

Address (hex): 57

Register Name	cnfg_decay_rate_1	decay_rate_1 Descriptio		(R/W) Register to program the "decay" or "leak" rate for Leaky Bucket Configuration 1.		Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
					Leaky Bucket Configuration decay_rate_1_value		
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-	-		
[1:0]			00 01 10 11	Bucket decay ra Bucket decay ra	te of 1 every 128 te of 1 every 256 te of 1 every 512 te of 1 every 102	ms. ms.	

Register Name	cnfg_upper_thre	shold_2	Description	activity alarm s	to program the setting limit for Configuration 2.	Default Value (0000 0110
Bit 7	Bit 6 Bit 5 Bit 4 Bit 3		Bit 2	Bit 1 Bit 0			
		Leaky	Bucket Configuration	on upper_thresho	old_2_value		
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]		t operates on a detects that an n erratic, then f s, the accumula h period of 1, 2 Reg. 5B (<i>cnfg_d</i> not occur, the a	input has either for each cycle in tor is incremented , 4, or 8 cycles, as ecay_rate_2), in	-	Value at which inactivity alarm	the Leaky Bucket ·	will raise an
When the accumulator count reaches the value programmed as the <i>upper_threshold_2_value</i> , the Leaky Bucket raises an input inactivity alarm.							

ACS8522 SETS LITE

DATASHEET

Address (hex): 59

Register Name	cnfg_lower_thres	shold_2	Description	activity alarm r	to program the esetting limit for Configuration 2.	Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		Leaky	Bucket Configurati	on lower_thresho	ld_2_value		
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	 [7:0] lower_threshold_2_value The Leaky Bucket operates on a 128 ms cycle. If during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, a programmed in Reg. 5B (cnfg_decay_rate_2), in which this does not occur, the accumulator is decremented by 1. 		input has either for each cycle in tor is incremented 4, 4, or 8 cycles, as ecay_rate_2), in	-	Value at which inactivity alarm	the Leaky Bucket .	will reset an
The lower_threshold_2_value is the Leaky Bucket will reset an in-							

FINAL

Register Name	cnfg_bucket_size_2		Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 2.		Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Leaky	Bucket Configura	tion bucket_size_	_2_value		
Bit No.	Description			Bit Value	Value Descript	lon	
[7:0]	bucket_size_2_value The Leaky Bucket ope during a cycle, it dete failed or has been err which this occurs, the by 1, and for each per programmed in Reg. S which this does not of decremented by 1.	cts that an in atic, then for accumulato riod of 1, 2, 4 5B (cnfg_dec	put has either each cycle in r is incremented l, or 8 cycles, as <i>ay_rate_2</i>), in	-		the Leaky Bucket w	•
	The number in the Bu programmed into this		exceed the value				

ACS8522 SETS LITE

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 5B

Register Name	cnfg_decay_rate_2		Description	(R/W) Register to program the "decay" or "leak" rate for Leaky Bucket Configuration 2.		Default Value	0000 0001	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
					Leaky Bucket Configuration decay_rate_2_value			
Bit No.	Description			Bit Value	Value Description	on		
[7:2]	Not used.			-	-			
[1:0]	decay_rate_2_value			00	Bucket decay ra	te of 1 every 128	ms.	
	The Leaky Bucket op	erates on a	128 ms cycle. lf,	01	Bucket decay rate of 1 every 256 ms.			
	during a cycle, it dete	ects that an i	nput has either	10	Bucket decay rate of 1 every 512 ms.			
	failed or has been er which this occurs, the by 1, and for each pe programmed in this r occur, the accumulat	e accumulat eriod of 1, 2, egister, in w	or is incremented 4, or 8 cycles, as hich this does not	11	Bucket decay ra	ite of 1 every 102	4 ms.	
	The Leaky Bucket ca "decay" at the same effectively at one hal the fill rate.	rate as the '	fill" cycle, or					

FINAL

Register Name	cnfg_upper_three	shold_3	Description	(R/W) Register to program the activity alarm setting limit for Leaky Bucket Configuration 3.		Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		Leaky	Bucket Configurati	on upper_thresho	old_3_value		
Bit No.	Description			Bit Value	Value Descript	on	
[7:0]	<i>upper_threshold_3_value</i> The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 5F (<i>cnfg_decay_rate_3</i>), in which this does not occur, the accumulator is decremented by 1. When the accumulator count reaches the value programmed as the <i>upper_threshold_3_value</i> , the			-	Value at which inactivity alarm	the Leaky Bucket ·	will raise an

ACS8522 SETS LITE

DATASHEET

Address (hex): 5D

Register Name	cnfg_lower_thresh	nold_3	Description	activity alarm r	to program the esetting limit for Configuration 3.	Default Value	0000 0100	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
		Leaky	Bucket Configuration	on lower_thresho	ld_3_value			
Bit No.	Description			Bit Value	Value Descripti	on		
[7:0]	[7:0] <i>lower_threshold_3_value</i> The Leaky Bucket operates on a 128 ms cycle. If, during a cycle, it detects that an input has either failed or has been erratic, then for each cycle in which this occurs, the accumulator is incremented by 1, and for each period of 1, 2, 4, or 8 cycles, as programmed in Reg. 5F (<i>cnfg_decay_rate_3</i>), in which this does not occur, the accumulator is decremented by 1.		-	Value at which inactivity alarm	the Leaky Bucket v	will reset an		
The lower_threshold_3_value is t the Leaky Bucket will reset an ina								

FINAL

Register Name	cnfg_bucket_size_3		Description	(R/W) Register to program the maximum size limit for Leaky Bucket Configuration 3.		Default Value	0000 1000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
		Leaky	Bucket Configura	tion bucket_size_	_3_value		
Bit No.	Description			Bit Value	Value Descript	lon	
[7:0]	bucket_size_3_value The Leaky Bucket ope during a cycle, it dete failed or has been err which this occurs, the by 1, and for each per programmed in Reg. 9 which this does not of decremented by 1.	erates on a 1 cts that an in atic, then for accumulato riod of 1, 2, 4 5F (cnfg_dec	put has either each cycle in r is incremented l, or 8 cycles, as ay_rate_3), in	-		the Leaky Bucket w	•
	The number in the Bu programmed into this		exceed the value				



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 5F

Register Name	cnfg_decay_rate_3		Description	· / / O	to program the k" rate for Leaky ration 3.	Default Value 0000 000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 3 Bit 2	Bit 1	Bit O	
						-	et Configuration ate_3_value	
Bit No.	Description			Bit Value	Value Description	on		
[7:2]	Not used.			-	-			
[1:0]	decay_rate_3_value			00	Bucket decay ra	te of 1 every 128	ms.	
	The Leaky Bucket op	perates on a	128 ms cycle. If,	01	Bucket decay ra	ite of 1 every 256	ms.	
	during a cycle, it det	ects that an	input has either	10	Bucket decay ra	te of 1 every 512	ms.	
	failed or has been e which this occurs, th by 1, and for each p programmed in this occur, the accumula	e accumulateriod of 1, 2 register, in v	tor is incremented , 4, or 8 cycles, as which this does not	11	Bucket decay ra	ite of 1 every 102	4 ms.	
	The Leaky Bucket ca "decay" at the same effectively at one ha the fill rate.	rate as the	"fill" cycle, or					

FINAL



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 60

Register Name	cnfg_output_freq (02)	quency	Description	(R/W) Register to configure and Default Value 1000 000 enable the frequencies available on output 02.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	output_	freq_02						
Bit No.	Description			Bit Value	Value Description	1		
[7:4]	output_freq_02			0000	Output disabled.			
	Configuration of	the output frequ	iency available at	0001	2 kHz.			
	output 02. Many	of the frequence	ies available are	0010	8 kHz.			
			f the TO APLL and	0011	Digital2 (Reg. 39	cnfg_digital_fred	quencies).	
	the T4 APLL. The			0100	Digital1 (Reg. 39	cnfg_digital_fred	quencies).	
	Reg. 65. For mor	e detail see the	detailed section on	0101	TO APLL frequenc	y/48.		
	configuring the o	utput frequenci	es.	0110	TO APLL frequenc			
				0111	TO APLL frequenc			
				1000	TO APLL frequenc			
				1001	TO APLL frequenc			
				1010	TO APLL frequenc			
				1011	T4 APLL frequenc	,,		
				1100	T4 APLL frequenc			
				1101	T4 APLL frequenc			
				1110	T4 APLL frequenc			
				1111	T4 APLL frequenc	y/4.		
[3:0]	Not used.			-	-			

FINAL

Register Name	Name cnfg_output_frequency (O3)		Description		to configure and quencies available	Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
					output_	_freq_03	
Bit No.	Description			Bit Value	Value Description	on	
[7:4]	Not used.			-	-		



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 61 (cont...)

Register Name	cnfg_output_freq (O3)	uency	Description	(R/W) Register to configure and Default Value 0000 (enable the frequencies available on outputs 03.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
				output_freq_03					
Bit No.	Description			Bit Value	e Value Description				
[3:0]	[3:0] output_freq_O3 Configuration of the output frequency available a output O3. Many of the frequencies available are dependent on the frequencies of the TO APLL an				Output disabled. 2 kHz. 8 kHz.				
	the T4 APLL. The	•		0011 0100	Digital2 (Reg. 39 cnfg_digital_frequencies). Digital1 (Reg. 39 cnfg_digital_frequencies).				
		0	detailed section on	0101	TO APLL frequency/48.				
	configuring the o			0110	TO APLL frequency/16.				
	0 0			0111	TO APLL frequency/12.				
				1000	TO APLL frequen	icy/8.			
				1001	TO APLL frequen	icy/6.			
				1010	TO APLL frequen	57			
				1011	T4 APLL frequen	57			
				1100	T4 APLL frequen	57			
				1101	T4 APLL frequen	•••			
				1110 1111	T4 APLL frequen T4 APLL frequen	T4 APLL frequency/8.			

FINAL

ACS8522 SETS LITE

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 62

Register Name	cnfg_output_freq (O4 & O1)	uency	Description		to configure and uencies available and O1.	Default Value	1000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	output_f	req_01			output_	freq_04	
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:4]	output_freq_01			0000	Output disabled.		
	Configuration of t		-	0001	2 kHz.		
	output 01. Many			0010	8 kHz.	10	
	dependent on the	•		0011	TO APLL frequen		
	the T4 APLL. Thes	0	0	0100	Digital1 (Reg. 39		quencies).
			letailed section on	0101 0110	TO APLL frequen		
	configuring the ou	itput frequencie	5.	0110	TO APLL frequen TO APLL frequen	• ·	
				1000	TO APLL frequen		
				1000	TO APLL frequen	•••	
				1010	TO APLL frequen	57	
				1011	T4 APLL frequen		
				1100	T4 APLL frequen	57	
				1101	T4 APLL frequen		
				1110	T4 APLL frequen	cy/8.	
				1111	T4 APLL frequen	cy/4.	
[3:0]	output_freq_04			0000	Output disabled.		
	Configuration of t		-	0001	2 kHz.		
	output 04. Many	•		0010	8 kHz.	and didital fra	
	dependent on the the T4 APLL. Thes			0011 0100	Digital2 (Reg. 39 Digital1 (Reg. 39	0-0-	• •
			letailed section on	0101	TO APLL frequen		quencies).
	configuring the ou			0110	TO APLL frequen	• ·	
	soninguing the ot		0.	0110	TO APLL frequen	•••	
				1000	TO APLL frequen	• ·	
				1001	TO APLL frequen		
				1010	TO APLL frequen	57	
				1011	T4 APLL frequen	cy/2.	
				1100	T4 APLL frequen		
				1101	T4 APLL frequen	•••	
				1110	T4 APLL frequen	• ·	
				1111	T4 APLL frequen	cy/4.	

FINAL



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 63

Register Name	cnfg_output_fred (MFrSync)	quency	Description		to configure and juencies available tput.	Default Value	1100 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
MFrSync_en	FrSync_en						
Bit No.	Description			Bit Value	Value Description	on	
7	MFrSync_en			0	Output MFrSync	disabled.	
	Register bit to er (MFrSync).	able the 2 kHz	Sync output	1	Output MFrSync	enabled.	
6	FrSync_en			0	Output FrSync d	isabled.	
	Register bit to er (FrSync).	able the 8 kHz	Sync output	1	Output FrSync e	nabled.	
[5:0]	Not used.			-	-		

FINAL

Register Name	cnfg_T4_DPLL_fi	requency	Description	(R/W) Register to configure the T4 Default Value 0000 010 DPLL and several other parameters for the T4 path.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
					T4_DPLL_frequency			
Bit No.	Description			Bit Value	Value Description	1		
[7:3]	Not used.			-	-			
[2:0]	T4_DPLL_freque	ncy		000	T4 DPLL squelche	ed (clock off).		
			ncy of operation of Juency of the DPLL	001	77.76 MHz (OC-N T4 APLL frequenc	<i>,,</i>		
	will also affect th	le frequency of t	he T4 APLL which,	010	12E1, T4 APLL fre	equency = 98.30	4 MHz.	
	in turn, affects th	ne frequencies a	vailable at outputs	011	16E1, T4 APLL fre	equency = 131.0	72 MHz.	
	01 - 04 see Reg.	60 - Reg. 62. It	is also possible to	100	24DS1, T4 APLL f	requency = 148.	224 MHz.	
		,	se the T4 APLL to	101	16DS1, T4 APLL f	• •		
	,		tput, see Reg. 65	110	E3, T4 APLL frequ	,		
	required from the	e T4 APLL then t d, as the T4 APLL	y frequencies are he T4 DPLL should input is squelched	111	DS3, T4 APLL free	quency = 178.94	4 MHz.	

ACS8522 SETS LITE

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 65

Register Name	cnfg_T0_DPLL_fi	requency	Description	(R/W) Register to configure the TO Default Value 0000 DPLL and several other parameters for the TO path.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
T4_meas_T0_ ph	T4_APLL_for_ T0	T0_freq_t	co_T4_APLL			TO_DPLL_frequenc	у У		
Bit No.	Description			Bit Value	e Value Description				
7	T4_meas_T0_ph Register bit to co		o use the T4 path	0 1	Normal- T4 Path normal operation. T4 DPLL disabled, T4 phase detector used to				
	to measure phas enabled the T4 p detector is used t input to the T0 D	ath is disabled ar to measure the pl	nd the phase hase between the		measure phase between selected TO input and selected T4 input.				
6	T4_APLL_for_T0			0		s input from the T4			
	input from the T4	DPLL or the TO I	T4 APLL takes its DPLL. If the T0 cy is controlled by	1	T4 APLL takes its input from the T0 DPLL.				
[5:4]	TO_freq_to_T4_A	PLL		00	12E1, T4 APLL fi	requency = 98.304	HHz.		
			y driven to the T4	01		requency = 131.07			
	APLL when select	ted by Bit 6, T4_A	PLL_for_TO.	10		frequency = 148.2			
				11	16DS1, T4 APLL	frequency = 98.82	l6 MHz.		
3	Not used.			-	-				
[2:0]	TO_DPLL_freque	ncy		000	77.76 MHz, digit	al feedback,			
	Register to config					cy = 311.04 MHz.			
	the DPLL/APLL ir			001	77.76 MHz, ana				
	the frequencies a		its 01 to 04, see			cy = 311.04 MHz.			
	Reg. 60 - Reg. 63	3.		010		requency = 98.304			
				011	16E1, TO APLL frequency = 131.072 MHz. 24DS1, TO APLL frequency = 148.224 MHz.				
				100 101					
				101	Not used.	frequency = 98.82			
				110	Not used.				

FINAL

Register Name	cnfg_T4_DPLL_bw		Description	(R/W) Register bandwidth of th	to configure the ne T4 DPLL.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						T4_DPLL	_bandwidth
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:2]	Not used.			-	-		

ACS8522 SETS LITE

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 66 (cont...)

Register Name	cnfg_T4_DPLL_bw		Description	(R/W) Register bandwidth of th	to configure the ne T4 DPLL.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
						T4_DPLL	_bandwidth
Bit No.	Description			Bit Value	Value Descriptio	'n	
[1:0]	T4_DPLL_bandwidth			00	T4 DPLL 18 Hz b	andwidth.	
	Register to configure	the bandwi	dth of the T4 DPLL.	01	T4 DPLL 35 Hz b	andwidth.	
				10	T4 DPLL 70 Hz b	andwidth.	
				11	Not used.		

FINAL

Register Name	cnfg_TO_DPLL_lo	ocked_bw	Description Bit 4	(R/W) Register to configure the Default Value bandwidth of the TO DPLL, when phase locked to an input.			0000 1101	
Bit 7	Bit 6	Bit 5		Bit 3	Bit 2	Bit 1	Bit 0	
				TO_DPLL_locked_bandwidth				
Bit No.	Description			Bit Value	Value Description	n		
[7:4]	Not used.			-	-			
[3:0]	when locked to a	gure the bandwi In input referenc hether this banc	dth of the TO DPLL ce. Reg. 3B Bit 7 is dwidth is used all of ed to when phase	1000 1001 1010 1011 1100 1101 1110 1111 0000 0001	TO DPLL 0.3 Hz TO DPLL 0.6 Hz TO DPLL 1.2 Hz TO DPLL 2.5 Hz TO DPLL 4 Hz IO TO DPLL 8 Hz IO TO DPLL 18 Hz I TO DPLL 35 Hz I			
				All other values	Not used.			

ACS8522 SETS LITE

DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 69

Register Name	cnfg_T0_DPLL_a	ocq_bw	Description	(R/W) Register to configure the Default Value 0000 11 bandwidth of the TO DPLL, when not phase locked to an input.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
					TO_DPLL_acqu	isition_bandwidth			
Bit No.	Description			Bit Value	Value Description	n			
[7:4]	Not used.			-	-				
[3:0]	when acquiring p Reg. 3B Bit 7 is u	gure the bandwi bhase lock on ar used to control v used or automa	idth of the TO DPLL n input reference.	1000 1001 1010 1011 1100 1101 1110 1111 0000 0001 All other values	TO DPLL 0.3 Hz TO DPLL 0.6 Hz TO DPLL 1.2 Hz TO DPLL 2.5 Hz TO DPLL 4 Hz ac TO DPLL 8 Hz ac TO DPLL 18 Hz a TO DPLL 18 Hz ac	acquisition bandw acquisition bandw acquisition bandw acquisition bandw acquisition bandwic cquisition bandwic acquisition bandw acquisition bandw acquisition bandw	vidth. vidth. vidth. vidth. Jth. Jth. vidth. vidth.		

FINAL

Register Name	cnfg_T4_DPLL_c	lamping	Description		-	Default Value Bit 1	0001 0011
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2		Bit O
	T4	4_PD2_gain_ald	og_8k				
Bit No.	Description			Bit Value	Value Descripti	on	
7	Not used.			-	-		
[6:4]	T4_PD2_gain_alog_8k Register to control the gain of the Phase Detector 2 when locking to a reference of 8 kHz or less in analog feedback mode. This setting is only used if automatic gain selection is enabled in Reg. 6C Bit 7, cnfg_T4_DPLL_PD2_gain.			-	Gain value of the Phase Detector 2 when locking an 8 kHz reference in analog feedback mode.		
3	Not used.			-	-		



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 6A (cont...)

Register Name	cnfg_T4_DPLL_dampin;	(R/W) Register damping factor along with the Detector 2 in s	r of the T4 gain of Pha	DPLL, ase	Default Value	0001 0011	
Bit 7	Bit 6	Bit 5 Bit 4	Bit 3	В	it 2	Bit 1	Bit O
	T4_PD2_				T4_damping		
Bit No.	Description	Bit Value	Value Description				
[2:0]	T4_damping Register to configure the DPLL. The bit values con damping factors, depen selected. Damping factor (011). The Gain Peak for the D Value Description (right)	001 010 011 100 = 101		35 Hz 1.2 2.5 5 10 10		lowing bandwidth	
	Damping Factor	Gain Peak	110	Not use	Not used.		
	1.2 2.5 5 10 20	0.4 dB 0.2 dB 0.1 dB 0.06 dB 0.03 dB		Not use	ea.		

FINAL

Register Name	cnfg_T0_DPLL_c	lamping	Description	damping factor	to configure the r of the TO DPLL, gain of the Phase ome modes.	Default Value	0001 0011	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	тс)_PD2_gain_alo	og_8k		TO_damping			
Bit No.	Description			Bit Value	Value Descripti	on		
7	Not used.			-	-			
[6:4]	TO_PD2_gain_alog_8k Register to control the gain of the Phase Detector 2 when locking to a reference of 8 kHz or less in analog feedback mode. This setting is only used if automatic gain selection is enabled in Reg. 6D Bit 7, cnfg_T0_DPLL_PD2_gain.			-	Gain value of the Phase Detector 2 when locking an 8 kHz reference in analog feedback mode.			
3	Not used.			-	-			



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 6B (cont...)

Register Name	cnfg_T0_DPLL_damping	(R/W) Register to configure the damping factor of the TO DPLL, along with the gain of the Phase Detector 2 in some modes.			Default \	/alue	0001 0011		
Bit 7	Bit 6 B	it 5 Bit 4	Bit 3	Bi	it 2	Bit 1		Bit O	
	T0_PD2_g		T0_damping						
Bit No.	Description	Bit Value	Value D	escriptio	n				
[2:0]	TO_damping Register to configure the DPLL. The bit values corri damping factors, depend selected. Damping factor (011). The Gain Peak for the Da Value Description (right) a	001 010 011 100 101	frequer ≤ 4 Hz 5 5 5 5 5 5	8 Hz 2.5 5 5 5 5 5 5	-	35 Hz 1.2 2.5 5 10 10	wing bandwidth 70 Hz 1.2 2.5 5 10 20		
	Damping Factor 1.2 2.5 5 10 20	000 110 111	Not use Not use Not use	ed.					

FINAL

Register Name	cnfg_T4_DPLL_PD2_gain Bit 6 Bit 5		Description		to configure the Detector 2 in some T4 DPLL.	Default Value	1100 0010
Bit 7			Bit 4	Bit 3	Bit 2	Bit 1	Bit O
T4_PD2_gain_ enable		T4_PD2_gain_a	alog			T4_PD2_gain_dig	ital
Bit No.	Description			Bit Value	Value Description	on	
7	T4_PD2_gain_er	nable		0 1	T4 DPLL Phase	ned according to t ck mode ck mode	nabled and choice



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 6C (cont...)

Register Name	cnfg_T4_DPLL_	PD2_gain	Description	(R/W) Register to configure the Default Valu gain of Phase Detector 2 in some modes for the T4 DPLL.			a 1100 0010		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
T4_PD2_gain_ enable		T4_PD2_gain_alog			T4_PD2_gain_digital				
Bit No.	Description			Bit Value	Value Description				
[6:4]	Register to cont when locking to analog feedback automatic gains	T4_PD2_gain_alog Register to control the gain of Phase Detector 2 when locking to a reference, higher than 8 kHz, in analog feedback mode. This setting is not used if automatic gain selection is disabled in Bit 7, T4_PD2_gain_enable.			Gain value of Phase Detector 2 when locking to a high frequency reference in analog feedback mod				
3	Not used.			-	-				
[2:0]	when locking to mode. This setti	rol the gain of Ph a reference in di ng is always used		-		ase Detector 2 w tal feedback mod	hen locking to any le.		

FINAL

Register Name	cnfg_TO_DPLL_F	PD2_gain	Description	(R/W) Register to configure the Default Value gain of Phase Detector 2 in some modes for the TO DPLL.			1100 0010		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
T0_PD2_gain_ enable	T0_PD2_gain_alog				T0_PD2_gain_digital				
Bit No.	Description			Bit Value	Value Description				
7	T0_PD2_gain_enable			0 1	TO DPLL Phase Detector 2 not used. TO DPLL Phase Detector 2 gain enabled and choir of gain determined according to the locking mode - digital feedback mode - analog feedback mode - analog feedback at 8 kHz.				
[6:4]	TO_PD2_gain_alog Register to control the gain of Phase Detector 2 when locking to a reference, higher than 8 kHz, in analog feedback mode. This setting is not used if automatic gain selection is disabled in Bit 7, TO_PD2_gain_enable.			-	Gain value of Phase Detector 2 when locking to a high frequency reference in analog feedback mo				
3	Not used.								



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 6D (cont...)

Register Name	cnfg_T0_DPLL_PD2_gain		Description		to configure the Detector 2 in some TO DPLL.	Default Value	1100 0010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
T0_PD2_gain_ enable	T0_PD2_gain_alog				T0_PD2_gain_digital			
Bit No.	Description			Bit Value	Value Descripti	on		
[2:0]	T0_PD2_gain_digital Register to control the gain of Phase Detector 2 when locking to a reference in digital feedback mode. This setting is always used if automatic gain selection is disabled in Bit 7, T0_PD2_gain_enable.			-	Gain value of Phase Detector 2 when locking t reference in digital feedback mode.			

FINAL

Register Name	cnfg_phase_offset [7:0]		Description	(R/W) Bits [7:0 offset control re		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			phase_offs	set_value[7:0]			
Bit No.	Description			Bit Value	Value Description	on	
[7:0]	phase_offset_value[7:0] Register forming part of the phase offset control.			-	fg_phase_offset[2	15:8] for more	



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 71

Register Name	cnfg_phase_offset [15:8]		Description	(R/W) Bits [15: offset control re		Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
			phase_offse	t_value[15:8]				
Bit No.	Description			Bit Value	Value Descripti	ion		
[7:0]	phase_offset_value[2 Register forming part the phase offset regis is locked to an input, internal signals beco order to avoid this, th "ramped" to the new only ever adjusted wit then this is not neces "ramping" can be dis <i>cnfg_sync_monitor</i> . This register is ignore Phase Build-out is en Reg. 76.	of the phase ster is written then it is pos me out of syr e phase offse value. If the nen the devic ssary, and thi abled, see Re	to when the DPLL ssible that some inchronization. In et is automatically phase offset is the is in Holdover, is automatic eg. 7C, to affect when		the contents of This value is a sinumber. The value the extent of the picoseconds. The phase offset "traditional" de represents a fra- internal 77.76 represented mo- value of the reg- internal 77.76 If, for example, that is +1 ppm i oscillator, then offset, will be d value of 1024 i produce a com output clock. NoteThe exact clock is determ i.e. in Locked m	is register is to be a reg. 70 cnfg_pha 16-bit 2's complem alue multiplied by 6 e applied phase or et register is not a alay line. This numb actional portion of MHz cycle and car ore accurately as f gister represents th MHz clock divided the DPLL is locked in frequency with ri- the period, and he ecreased by 1 ppri- into the phase offs plete inversion of the ind by the curren- node its accuracy of the ecreacy of the e	se_offset[7:0]. nent signed 5.279 represents ffset in control to a per 6.279 actually the period of an h, therefore, be ollows. Each bit ne period of the by 2 ¹¹ . d to a reference espect to a perfece ence the phase n. Programming a set register will the 77.76 MHz ernal 77.76 MHz t state of the DPLI depends on that o r Free-run it	

FINAL

Register Name	cnfg_PBO_phas	e_offset	Description	(R/W) Register time error of Pl events.	to offset the mean hase Build-out	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
				PBO_p	hase_offset		
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:6]	Not used.			-	-		



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 72 (cont...)

Register Name	cnfg_PBO_phase	e_offset	Description		(R/W) Register to offset the mean time error of Phase Build-out events.		0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
				PBO_pl	PBO_phase_offset				
Bit No.	Description			Bit Value	Value Description	n			
[5:0]	mean error over a designed to be ze	se Build-out event tainty of up to set to a phase hit of a large number ero. This register offset into eac ect of moving th	5 ns introduced on the output. The of events is er can be used to h PBO event. This	-	number. The val programmed off than +1.4 ns or	register is a 6-bi ue multiplied by (set in nanosecon less than -1.4 ns ly cause internal	0.101 gives the ds. Values greate should NOT be		

FINAL

Register Name	cnfg_phase_loss_fine_limit Description			(R/W) Register to configure some Default Value 1010 0010 of the parameters of the TO DPLL phase detector.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
fine_limit_en	noact_ph_loss	narrow_en			ph	ase_loss_fine_l	imit		
Bit No.	Description			Bit Value	e Value Description				
7	Bits [2:0]. When determined by t	abled when mul [.] Reg. 74,		0 1	Phase loss indication only triggered by other r Phase loss triggered when phase error exceer limit programmed in <i>phase_loss_fine_limit</i> , Bits [2:0].				
6	noact_ph_loss The DPLL detect	ts that an input h	as failed verv	0	No activity on refe indication.	erence does not	not trigger phase lost		
	The DPLL detects that an input has failed very rapidly. Normally, when the DPLL detects this condition, it does not consider phase lock to be lost and will phase lock to the nearest edge ($\pm 180^{\circ}$) when a source becomes available again, hence giving tolerance to missing cycles. If phase loss is indicated, then frequency and phase locking is instigated ($\pm 360^{\circ}$ locking). This bit can be used to force the DPLL to indicate phase loss immediately when no activity is detected.			1	No activity triggers	s phase lost ind	ication.		



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 73 (cont...)

Register Name	cnfg_phase_loss	s_fine_limit	Description	(R/W) Register to configure some Default Value 1010 0010 of the parameters of the TO DPLL phase detector.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
fine_limit_en	noact_ph_loss	narrow_en			pha	ase_loss_fine_li	imit	
Bit No.	Description			Bit Value	Value Description			
5	<i>narrow_en</i> (test Set to 1 (default	,		0 1	Set to 1			
[4:3]	Not used.			-	-			
[2:0]	the phase limit a lost or locked. Th window size of a position of the in the window limit indicates phase any time then ph For most cases t satisfactory. The to the value, so a	$\sqrt{9}$ Bit 7, this regist it which the device ne default value of round $\pm 90 - 180^{\circ}$ uputs to the DPLL for 1 – 2 seconds lock. If it is outsid hase loss is imment he default value of window size char	e indicates phase f 2 (010) gives a . The phase has to be within before the device e the window for diately indicated. of 2 (010) is nges in proportion will give a narrow	000 001 010 011 100 101 110 111	Do not use. Indica Small phase windo Recommended va))) Larger phase win))	ow for phase loo lue.	ck indication.	

FINAL

Register Name	cnfg_phase_loss_coarse_limit Description			(R/W) Register to configure some Default Value 1000 0101 of the parameters of the TO DPLL phase detector.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
coarse_lim_ phaseloss_en	wide_range_en	multi_ph_resp		phase_loss_coarse_limit					
Bit No.	Description			Bit Value	Value Descriptio	'n			
7	whose range is c phase_loss_coal sets the limit in t	hable the coarse p letermined by rse_limit Bits [3:0 he number of inpu lase can move by]. This register ut clock cycles (UI)	0 1	detector. Phase loss trigge		parse phase lock error exceeds the coarse_limit,		



	COMMUNI		FIN	IAL			DATASHE	
Register Name				(R/W) Register to configure some Default Value 1000 010 of the parameters of the TO DPLL phase detector.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
coarse_lim_ phaseloss_en	wide_range_en	multi_ph_resp			phase_loss_	coarse_limit		
Bit No.	Description			Bit Value	Value Descriptior	ı		
6	wide_range_en To enable the device to be tolerant to large amounts of applied jitter and still do direct phase locking at the input frequency rate (up to 77.76 MHz), a wide range phase detector and phase lock detector is employed. This bit enables the wide range phase detector. This allows the device to be tolerant to, and therefore keep track of, drifts in input phase of many cycles (UI). The range of the phase detector is set by the same register used for the phase loss coarse limit (Bits [3:0]).			0 1	Wide range phase detector off. Wide range phase detector on.			
5	detector to be us	se result from the sed in the DPLL al et when this is act	gorithm. Bit 6	0	DPLL phase detec However it will sti position over mar	Il remember its o	original phase	
	coarse phase de over many thous excellent jitter ar enables that pha algorithm, so tha a faster pull-in of the phase measu can give a slowe frequencies, but overshoot. Setting this bit in with a 19.44 MH dynamic respons	tector can measu ands of input cycl nd wander toleran ase result to be us it a large phase mo f the DPLL. If this urement is limited r pull-in rate at hig could also be use a direct locking mo Iz input, would giv se as a 19.44 MH e, where the input	re and keep track les, thus allowing lice. This bit sed in the DPLL easurement gives bit is not set then I to $\pm 360^{\circ}$ which gher input ed to give less ode, for example e the same z input used with	1	DPLL phase detector re phase detector re ±360° x 8191 UI	esult. It can now		
4	Not used.			_	_			



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 74 (cont...)

Register Name	cnfg_phase_loss	s_coarse_limit	Description	(R/W) Register to configure some Default Value 1000 010. of the parameters of the TO DPLL phase detector.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
coarse_lim_ phaseloss_en	wide_range_en multi_ph_resp phase				phase_loss_c	coarse_limit		
Bit No.	Description			Bit Value	Value Description			
[3:0]	phase_loss_coai	rse_limit		0000	Input phase error	tracked over ±1	UI.	
	Sets the range of	f the coarse phas	e loss detector	0001	Input phase error tracked over ± 3 UI.			
	and the coarse p	hase detector.		0010	Input phase error tracked over ±7 UI.			
	When locking to	a high frequency	signal, and jitter	0011	Input phase error tracked over ±15 UI.			
	tolerance greate	r than 0.5 UI is re	quired, then the	0100	D Input phase error tracked over ±31 UI.			
	DPLL can be con	ifigured to track p	hase errors over	0101	1 Input phase error tracked over ±63 UI.			
	many input clock	<pre>c periods. This is p</pre>	particularly useful	0110	Input phase error	tracked over ±1	27 UI.	
	•	ndwidths. This reg	-	0111	Input phase error	tracked over ±2	55 UI.	
	how many UI over which the input phase can be tracked. It also sets the range of the coarse phase				1000 Input phase error tracked over ±511 UI.			
					Input phase error			
	,		with or without the	1010	Input phase error			
	•	apture range capa		1011	Input phase error			
	This register valu	ue is used by Bits	6 and 7.	1100-1111	Input phase error	tracked over ±8	191 UI.	

FINAL

Register Name	cnfg_phasemon		Description	(R/W) Register to configure the noise rejection function for low frequency inputs.		Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
ip_noise_ window							
Bit No.	Description			Bit Value	Value Descripti	on	
7	<i>ip_noise_window</i> Register bit to enab around low-frequen feature ensures tha outside the 5% wind will not be considered any possible phase connection is remove possible.	cy inputs (2, 4 at any edge ca dow where the ed within the E hit when a low	and 8 kHz). This used by noise e edge is expected DPLL. This reduces w-frequency	0 1		all edges for phas	0
[6:0]	Not used.			-	-		



ADVANCED COMMUNICATIONS

FINAL

Address (hex): 77

Register Name	sts_current_phase [7:0]		Description	(RO) Bits [7:0] of the current phase register.		Default Value	0000 0000
Bit 7 Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
			current_	phase[7:0]			
Bit No.	Description			Bit Value	Value Description	n	
[7:0]	current_phase Bits [7:0] of the curre sts_current_phase [1	. –	-	-	See Reg. 78 sts_	current_phase [.	15:8] for detail

Address (hex): 78

Register Name	sts_current_phase [15:8]		Description	, <u>,</u>	(RO) Bits [15:8] of the current phase register.		0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			current_				
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	current_phase Bits [15:8] of the cur register is used to re- detector of either the according to Reg. 4B is averaged in the ph approx. 100 Hz band available.	ad either from TO DPLL or Bit 4 T4_TO ase average	m the phase the T4 DPLL, _se <i>l</i> ect. The value r (filter with	-	with the value This 16-bit valu integer. The va averaged value	is register should b in Reg. 77 sts_curr ue is a 2's complen lue multiplied by 0 e of the current pha easured at the DPL	rent_phase [7:0]. nent signed .707 is the ase error, in

Register Name	cnfg_phase_alarm_timeout		Description	Description (RO) Register to config long before a phase a raised on an input		Default Value	0011 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
				time	out_value		
Bit No.	Description			Bit Value	Value Descript	on	
[7:6]	Not used.			-	-		



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 79 (cont...)

Register Name	cnfg_phase_alar	m_timeout	Description	(RO) Register to configure how long before a phase alarm is raised on an input		Default Value	0011 0010
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			timeout_value				
Bit No.	Description			Bit Value	Value Descript	ion	
[5:0]	the TO DPLL is at input has been re is no way to meas because it is no I phase alarms can	tempting to loc ejected due to a sure whether it onger selected n either remain out after 128 s	h phase alarm, there is good again, by the DPLL. The until reset by econd, as selected	-	time before a p input. The valu seconds. This t controlling stat Pre-locked2 or	ined integer repres hase alarm will be e multiplied by 2 g ime value is the tir e machine will spe Phase-lost modes n the selected inpu	raised on an ives the time in ne that the nd in Pre-locked, before setting th

FINAL

Register Name	cnfg_sync_pulses		Description	Sync outputs, a	2 kHz and 8 kHz	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
2k_8k_from_T4				8k_invert	8k_pulse	2k_invert	2k_pulse	
Bit No.	Description			Bit Value	Value Description	on		
7	2k_8k_from_T4 Register to select th and 8 kHz outputs a			0 1	2/8 kHz on 01 to 04 generated from the TO DPLI 2/8 kHz on 01 to 04 generated from the T4 DPLI			
[6:4]	Not used.			-	-			
3	8k_invert Register bit to invert	t the 8 kHz ou	tput from FrSync.	0 1	8 kHz FrSync ou 8 kHz FrSync ou	Itput not inverted. Itput inverted.		
2	8k_pulse Register bit to enable to be either pulsed of must be enabled to the FrSync output, a FrSync output will be output programmed	or 50:50 duty use "pulsed o and then the p e equal to the	cycle. Output 03 output" mode on oulse width on the	0 1	8 kHz FrSync output not pulsed. 8 kHz FrSync output pulsed.			
1	2k_invert Register bit to invert MFrSync.	t the 2 kHz ou	tput from	0 1	•	output not inverte output inverted.	d.	



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 7A (cont...)

Register Name	cnfg_sync_pulses		Description	(R/W) Register to configure the Sync outputs, and select the source for the 2 kHz and 8 kHz outputs from O1 to O4.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
2k_8k_from_T4				8k_invert	8k_pulse	2k_invert	2k_pulse
Bit No.	Description			Bit Value	Value Description	on	
0	2k_pulse			0	2 kHz MFrSync	output not pulsed.	
	Register bit to enable the 2 kHz output from MFrSync to be either pulsed or 50:50 duty cycle. Output 03 must be enabled to use "pulsed output" mode on the MFrSync output, and then the pulse width on the MFrSync output will be equal to the period of the output programmed on 03.			1	2 kHz MFrSync	output pulsed.	

FINAL

Register Name	cnfg_sync_phase		Description	(R/W) Register to configure the behavior of the synchronization for the external frame reference.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
indep_FrSync/ MFrSync	Sync_OC-N_ rates					Sync_phase	
Bit No.	Description		Bit Value	Value Description			
7	indep_FrSync/MFrSync This allows the option of either maintaining alignment of FrSync and other clock outputs during		0 1	MFrSync & FrSync outputs are always aligned with other output clocks. MFrSync & FrSync outputs are independent of othe			
	•	from the SYNC2K input, or whether alignment to all clocks and so not ne output clocks			output clocks.		
6	Sync_OC-N_rates This allows the SY OC-3 derived cloc	NC2K input to s ks in order to ma	aintain alignment	0	SYNC2K input.	sion. 6.48MHz sh	t is sampled with a
	allow a finer same	etween the FrSync output and output clocks and low a finer sampling precision of the SYNC2K put of either 19.44 MHz or 38.88 MHz.		1	Allows the SYNC2K to operate with a 19.44 MHz 38.88 MHz input clock reference. Input sampling and output alignment to 19.44 MHz is used wher the current clock input is 19.44 MHz, otherwise 38.88 MHz sampling precision is used.		
[5:2]	Not used.						



DATASHEET

ADVANCED COMMUNICATIONS

Address (hex): 7B (cont...)

Register Name	cnfg_sync_phase		Description	(R/W) Register to configure the behavior of the synchronization for the external frame reference.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
indep_FrSync/ MFrSync	Sync_OC-N_ rates					Sync_phase	
Bit No.	Description			Bit Value	Value Descriptio	on	
[1:0]	Sync_phase			00	On target.		
	0		of the external Sync	01	0.5 U.I. early		
input. Nominally the falling edge of the input is		10	1 U.I. late				
	The margin is ±0.		he reference clock. erval).	11	0.5 U.I. late.		

FINAL

Register Name	cnfg_sync_monitor		Description	(R/W) Register to control the phase offset automatic ramping feature.		Default Value	0010 1011
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
ph_offset_ramp							
Bit No.	Description			Bit Value	Value Description	on	
7	ph_offset_ramp Register bit to force an internal phase offset calibration, see Reg. 71, Cnfg_Phase_Offset.			0	Phase offset automatically ramped from the old value to the new value when there is a change in Reg. 70 or 71.		
	The calibration, see Reg. 71, Chig_Phase_Onset. The calibration routine is transparent to the User and puts the device in holdover while it internally ramps the phase offset to zero, resets all internal output and feedback dividers and then ramps the phase offset to the current programmed value from Reg. 70 or 71., holdover is then turned off. Throughout this procedure, no change in output phase offset is visible.			1	Start phase offs	et internal calibra when this is comp	
[6:0]	Not used.			-	-		

DATASHEET

ADVANCED COMMUNICATIONS

SEMTECH

Address (hex): 7D

Register Name	cnfg_interrupt		Description	(R/W) Register to configure interrupt output.		Default Value	0000 0010		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
					GPO_en	tristate_en	int_polarity		
Bit No.	Description			Bit Value	Value Description				
[7:3]	Not used.			-	-				
2	GPO_en (Interrupt General Purpose Output). If the interrupt output pin is not required, then setting this bit will allow the pin to be used as a general purpose output. The pin will be driven to the state of the polarity control bit, <i>int_polarity</i> .		0 1	Interrupt output pin used for interrupts. Interrupt output pin used for GPO purpose.					
1	tristate_en The interrupt can be configured to be either connected directly to a processor, or wired together with other sources.			0 1	Interrupt pin always driven when inactive. Interrupt pin only driven when active, high- impedance when inactive.				
0	int_polarity The interrupt pin ca High or Low.	an be configure	d to be active	0 1	interrupt.	n driven <i>Low</i> to indi in driven <i>High</i> to ind			

FINAL

Register Name	cnfg_protection		Description	(R/W) Protection register to protect against erroneous software writes.		Default Value	1000 0101
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			protecti	on_value			
Bit No.	Description			Bit Value	Value Description		
[7:0]	[7:0] protection_value This register can be used to ensure that the software writes a specific value to this register,			0000 0000 - 1000 0100	Protected mode.		
	before being able to device. Three mode	5 5	0	1000 0101	Fully unprotected.		
	(i) protected (ii) fully unprotected	t.		1000 0110	Single unprotecte	d.	
	 (iii) single unprotected. When protected, no other register in the device can be written to. When fully unprotected, any writeable register in the device can be written to. When single unprotected, only one register can be written before the device automatically re-protects itself. 		1000 0111 - 1111 1111	Protected mode.			





ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Electrical Specifications

JTAG

The JTAG connections on the ACS8522 allow a full boundary scan to be made. The JTAG implementation is fully compliant to IEEE $1149.1^{[5]}$, with the following minor exceptions, and the user should refer to the standard for further information.

- 1. The output boundary scan cells do not capture data from the core, and so do not support INTEST. However this does not affect board testing.
- 2. In common with some other manufacturers, pin TRST is internally pulled *Low* to disable JTAG by default. The standard is to pull *High*. The polarity of TRST is as the standard: TRST *High* to enable JTAG boundary scan mode, TRST *Low* for normal operation.

The JTAG timing diagram is shown in Figure 14.

Over-voltage Protection

The ACS8522 may require Over-Voltage Protection on input reference clock ports according to ITU recommendation K.41^[16]. Semtech protection devices are recommended for this purpose (see separate Semtech data book).

ESD Protection

Suitable precautions should be taken to protect against electrostatic damage during handling and assembly. This device incorporates ESD protection structures that protect the device against ESD damage at ESD input levels up to at least +/2kV using the Human Body Model (HBD) MIL-STD-883D Method 3015.7, for all pins.

Latchup Protection

This device is protected against latchup for input current pulses of magnitude up to at least ± 100 mA to JEDEC Standard No. 78 August 1997.




Figure 14 JTAG Timing

Table 21 JTAG Timing (for use with Figure 14)

Parameter	Symbol	Minimum	Typical	Maximum	Units
Cycle Time	t _{CYC}	50	-	-	ns
TMS/TDI to TCK rising edge time	t _{SUR}	3	-	-	ns
TCK rising to TMS/TDI hold time	t _{HT}	23	-	-	ns
TCK falling to TDO valid	t _{DOD}	-	-	5	ns



ADVANCED COMMUNICATIONS

FINAL

Maximum Ratings

Important Note: The Absolute Maximum Ratings, Table 22, are stress ratings only, and functional operation of the device at conditions other than those indicated in the Operating Conditions sections of this specification are not implied. Exposure to the absolute maximum ratings for an extended period may reduce the reliability or useful lifetime of the product.

Table 22 Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units
Supply Voltage VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7, VD1+, VD2+,VD3+, VA1+, VA2+, VA3+, VDD_DIFF	V _{DD}	-0.5	3.6	V
Input Voltage (non-supply pins)	V _{IN}	-	5.5	V
Output Voltage (non-supply pins)	V _{OUT}	-	5.5	V
Ambient Operating Temperature Range	T _A	-40	+85	Oo
Storage Temperature	T _{STOR}	-50	+150	°C

Operating Conditions

Table 23 Operating Conditions

Parameter	Symbol	Minimum	Typical	Maximum	Units
Power Supply (dc voltage) VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7, VD1+, VD2+,VD3+, VA1+, VA2+, VA3+, VDD_DIFF	V _{DD}	3.0	3.3	3.6	V
Power Supply (dc voltage) VDD5V	V _{DD5V}	3.0	3.3/5.0	5.5	V
Ambient Temperature Range	T _A	-40	-	+85	Oo
Supply Current (Typical - one 19 MHz output)	I _{DD}	-	110	200	mA
Total Power Dissipation	P _{TOT}	-	360	720	mW

DC Characteristics

Table 24 DC Characteristics: TTL Input Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V _{IH}	2	-	-	V
V _{IN} Low	V _{IL}	-	-	0.8	V
Input Current	I _{IN}	-	-	10	μΑ



ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Table 25 DC Characteristics: TTL Input Port with Internal Pull-up

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V _{IH}	2	-	-	V
V _{IN} Low	V _{IL}	-	-	0.8	V
Pull-up Resistor	PU	25	-	95	kΩ
Input Current	I _{IN}	-	-	120	μΑ

Table 26 DC Characteristics: TTL Input Port with Internal Pull-down

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V _{IH}	2	-	-	V
V _{IN} Low	V _{IL}	-	-	0.8	V
Pull-down Resistor (except TCK input)	PD	25	-	95	kΩ
Pull-down Resistor (TCK input only)	PD	12.5	-	47.5	kΩ
Input Current	I _{IN}	-	-	120	μΑ

Table 27 DC Characteristics: TTL Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
$V_{OUT} Low (I_{OL} = 4 mA)$	V _{OL}	0	-	0.4	V
V _{OUT} High (I _{OL} = 4 mA)	V _{OH}	2.4	-	-	V
Drive Current	ID	-	-	4	mA

Table 28 DC Characteristics: PECL Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
PECL Output Low Voltage (Note (i))	V _{OLPECL}	V _{DD} -2.10	-	V _{DD} -1.62	V
PECL Output High Voltage (Note (i))	V _{OHPECL}	V _{DD} -1.25	-	V _{DD} -0.88	V
PECL Output Differential Voltage (Note (i))	V _{ODPECL}	580	-	900	mV

Note: (i) With 50 \varOmega load on each pin to V_DD-2 V, i.e. 82 \varOmega to GND and 130 \varOmega to V_DD.



ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Figure 15 Recommended Line Termination for PECL Output Ports





Table 29 DC Characteristics: LVDS Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
LVDS Output <i>High</i> Voltage (Note (i))	V _{OHLVDS}	-	-	1.585	V
LVDS Output <i>Low</i> Voltage (Note (i))	V _{OLLVDS}	0.885	-	-	V
LVDS Differential Output Voltage	V _{ODLVDS}	250	-	450	mV
LVDS Change in Magnitude of Differential Output Voltage for complementary States (Note (i))	V _{DOSLVDS}	-	-	25	mV
LVDS Output Offset Voltage Temperature = 25°C (Note (i))	V _{OSLVDS}	1.125	-	1.275	V

Note: (i) With 100 Ω load between the differential outputs.

Figure 16 Recommended Line Termination for LVDS Output Port





ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Jitter Performance

Output jitter generation measured over 60 second interval, UI pk-pk max measured using C-MAC E2747 12.800 MHz TCXO on ICT Flexacom tester.

Table 30 Output Jitter Generation

Test Definition		Conditions	Jitter Spec	ACS8522 Jitter		
Specification	Filter	Bandwidth	I/P Freq	Lock Mode	UI	UI (TYP)
G813 ^[11] for 155 MHz o/p option 1	65 kHz - 1.3 MHz	4 Hz	19 MHz	Direct lock	0.1 pk-pk	0.067 pk-pk
				8k lock	-	0.065 pk-pk
G813 ^[11] & G812 ^[10] for 2.048 MHz option 1	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 pk-pk	0.012 pk-pk
G813 ^[11] for 155 MHz o/p option 2	12 kHz - 1.3 MHz	18 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.072 pk-pk
	12 kHz - 1.3 MHz	8 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.072 pk-pk
	12 kHz - 1.3 MHz	4 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.078 pk-pk
	12 kHz - 1.3 MHz	2.5 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.078 pk-pk
	12 kHz - 1.3 MHz	1.2 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.078 pk-pk
	12 kHz - 1.3 MHz	0.6 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.076 pk-pk
G812 ^[10] for 1.544 MHz o/p	10 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.05 pk-pk	0.006 pk-pk
G812 ^[10] for 155 MHz electrical	500 Hz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.5 pk-pk	0.118 pk-pk
G812 ^[10] for 155 MHz electrical	65 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.075 pk-pk	0.065 pk-pk
ETS-300-462-3 ^[3] for 2.048 MHz SEC o/p	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.5 pk-pk	0.012 pk-pk
ETS-300-462-3 ^[3] for 2.048 MHz SEC o/p	49 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.2 pk-pk	0.012 pk-pk
ETS-300-462-3 ^[3] for 2.048 MHz SSU o/p	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 pk-pk	0.012 pk-pk
ETS-300-462-5 ^[4] for 155 MHz o/p	500 Hz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.5 pk-pk	0.118 pk-pk
ETS-300-462-5 ^[4] for 155 MHz o/p	65 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.1 pk-pk	0.067 pk-pk
GR-253-CORE ^[17] net i/f, 51.84 MHz o/p	100 Hz - 0.4 MHz	4 Hz	19 MHz	8k lock	1.5 pk-pk	0.027 pk-pk
GR-253-CORE ^[17] net i/f, 51.84 MHz o/p	20 kHz to 0.4 MHz	4 Hz	19 MHz	8k lock	0.15 pk-pk	0.017 pk-pk
GR-253-CORE ^[17] net i/f, 155 MHz o/p	500 Hz - 1.3 MHz	4 Hz	19 MHz	8k lock	1.5 pk-pk	0.118 pk-pk
GR-253-CORE ^[17] net i/f, 155 MHz o/p	65 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.15 pk-pk	0.067 pk-pk
GR-253-CORE ^[17] cat II elect i/f, 155 MHz	12 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.1 pk-pk	0.076 pk-pk
					0.01 rms	0.006 rms
GR-253-CORE ^[17] cat II elect i/f, 51.84 MHz	12 kHz - 400 kHz	4 Hz	19 MHz	8k lock	0.1 pk-pk	0.018 pk-pk
					0.01 rms	0.003 rms



ADVANCED COMMUNICATIONS

GR-1244-CORE^[19] for 1.544 MHz

FINAL

DATASHEET

Table 30 Output Jitter Generation **Test Definition** Conditions **Jitter Spec** ACS8522 Jitter Specification Filter Bandwidth I/P Freq Lock Mode UI UI (TYP) GR-253-CORE^[17] DS1 i/f, 1.544 MHz 10 Hz - 40 kHz 4 Hz 1.544 MHz 0.1 pk-pk 0.001 pk-pk 8k lock 0.01 rms < 0.001 rms AT&T 62411^[2] for 1.544 MHz 10 Hz - 8 kHz 4 Hz 1.544 MHz 8k lock 0.02 rms < 0.001 rms AT&T 62411^[2] for 1.544 MHz 8 Hz - 40 kHz 4 Hz 1.544 MHz 8k lock 0.025 rms < 0.001 rms AT&T 62411^[2] for 1.544 MHz 10 Hz - 40 kHz 4 Hz 1.544 MHz 8k lock 0.025 rms < 0.001 rms AT&T 62411^[2] for 1.544 MHz <0.001 rms 4 Hz 1.544 MHz 0.05 rms Broadband 8k lock G-742^[8] for 2.048 MHz DC - 100 kHz 4 Hz 2.048 MHz 8k lock 0.25 rms 0.012 rms G-742^[8] for 2.048MHz 18 kHz - 100 kHz 4 Hz 2.048 MHz 8k lock 0.05 pk-pk 0.012 pk-pk G-736^[7] for 2.048MHz 20 Hz - 100 kHz 4 Hz 2.048 MHz 8k lock 0.05 pk-pk 0.012 pk-pk GR-499-CORE^[18] & G824^[14] for 1.544 MHz 10 Hz - 40kHz 4 Hz 1.544 MHz 8k lock 5.0 pk-pk 0.006 pk-pk GR-499-CORE^[18] & G824^[14] for 1.544 MHz 8 kHz - 40kHz 4 Hz 1.544 MHz 8k lock 0.1 pk-pk 0.006 pk-pk

Note...This table is only for comparing the ACS8522 output jitter performance against values and quoted in various specifications for given conditions. It should not be used to infer compliance to any other aspects of these specifications.

4 Hz

1.544 MHz

8k lock

0.05 pk-pk

0.006 pk-pk

> 10 Hz




ADVANCED COMMUNICATIONS


FINAL

DATASHEET

Input/Output Timing

Figure 17 Input/Output Timing with Phase Build-out Off








Revision 5/November 2006 © Semtech Corp.

Package Information

EMTECH

ADVANCED COMMUNICATIONS



FINAL

- The top package body may be smaller than the bottom package body by as much as 0.15 mm.
- 2 To be determined at seating plane.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- A Details of pin 1 identifier are optional but will be located within the zone indicated.
- 5 Exact shape of corners can vary.
- A1 is defined as the distance from the seating plane to the lowest point of the package body.
- These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 8 Shows plating.

 Table 31
 64 Pin LQFP Package Dimension Data (for use with Figure 18)

Dimensions in mm	D/E	D1/E1	Α	A1	A2	e	AN1	AN2	AN3	AN4	R1	R2	L	L1	S	b	b1	С	c1
Min.	-	-	1.40	0.05	1.35	-	11 ⁰	11 ⁰	0 ⁰	0 ⁰	0.08	0.08	0.45	-	0.20	0.17	0.17	0.09	0.09
Nom.	12.00	10.00	1.50	0.10	1.40	0.50	12 ⁰	12 ⁰	-	3.5°	-	-	0.60	1.00 (ref)	-	0.22	0.20	-	-
Max.	-	-	1.60	0.15	1.45	-	13 ⁰	13 ⁰	-	7 ⁰	-	0.20	0.75	-	-	0.27	0.23	0.20	0.16

DATASHEET



EMTECH


FINAL

DATASHEET

Thermal Conditions

The device is rated for full temperature range when this package is used with a 4 layer or more PCB. Copper coverage must exceed 50%. All pins must be soldered to the PCB. Maximum operating temperature must be reduced when the device is used with a PCB with less than these requirements.

Figure 19 Typical 64 Pin LQFP Footprint



Notes: (i) Solderable to this limit.

- (ii) Square package dimensions apply in both X and Y directions.
- (iii) Typical example. The user is responsible for ensuring compatibility with PCB manufacturing process, etc.




ADVANCED COMMUNICATIONS

FINAL

DATASHEET

Figure 20 Simplified Application Schematic

Application Information



F8522D_032SimpleSchem_01

DATASHEET



ADVANCED COMMUNICATIONS

Abbreviations

APLL	Analogue Phase Locked Loop
BITS	Building Integrated Timing Supply
DFS	Digital Frequency Synthesis
DPLL	Digital Phase Locked Loop
DS1	1544 kbit/s interface rate
DTO	Discrete Time Oscillator
E1	2048 kbit/s interface rate
I/0	Input - Output
LOS	Loss Of Signal
LQFP	Low profile Quad Flat Pack
LVDS	Low Voltage Differential Signal
MTIE	Maximum Time Interval Error
NE	Network Element
OCXO	Oven Controlled Crystal Oscillator
PBO	Phase Build-out
PDH	Plesiochronous Digital Hierarchy
PECL	Positive Emitter Coupled Logic
PFD	Phase and Frequency Detector
PLL	Phase Locked Loop
POR	Power-On Reset
ppb	parts per billion
ppm	parts per million
pk-pk	peak-to-peak
rms	root-mean-square
RO	Read Only
R/W	Read/Write
SDH	Synchronous Digital Hierarchy
SEC	SDH/SONET Equipment Clock
SETS	Synchronous Equipment Timing source
SONET	Synchronous Optical Network
SSU	Synchronization Supply Unit
STM	Synchronous Transport Module
TDEV	Time Deviation
ТСХО	Temperature Compensated Crystal Oscillator
UI	Unit Interval
ХО	Crystal Oscillator

References

FINAL

[1] ANSI T1.101-1999 (1999) Synchronization Interface Standard

[2] AT & T 62411 (12/1990) ACCUNET[®] T1.5 Service description and Interface Specification

[3] ETSI ETS 300 462-3, (01/1997) Transmission and Multiplexing (TM); Generic requirements for synchronization networks; Part 3: The control of jitter and wander within synchronization networks

[4] ETSI ETS 300 462-5 (09/1996) Transmission and Multiplexing (TM); Generic requirements for synchronization networks; Part 5: Timing characteristics of slave clocks suitable for operation in Synchronous Digital Hierarchy (SDH) equipment

[5] IEEE 1149.1 (1990) Standard Test Access Port and Boundary-Scan Architecture

[6] ITU-T G.703 (10/1998) Physical/electrical characteristics of hierarchical digital interfaces

[7] ITU-T G.736 (03/1993) Characteristics of a synchronous digital multiplex equipment operating at 2048 kbit/s

 [8] ITU-T G.742 (1988)
 Second order digital multiplex equipment operating at 8448 kbit/s, and using positive justification

[9] ITU-T G.783 (10/2000) Characteristics of synchronous digital hierarchy (SDH) equipment functional blocks

[10] ITU-T G.812 (06/1998) Timing requirements of slave clocks suitable for use as node clocks in synchronization networks

[11] ITU-T G.813 (08/1996) Timing characteristics of SDH equipment slave clocks (SEC)

[12] ITU-T G.822 (11/1988) Controlled slip rate objectives on an international digital connection

[13] ITU-T G.823 (03/2000) The control of jitter and wander within digital networks which are based on the 2048 kbit/s hierarchy



ADVANCED COMMUNICATIONS

[14] ITU-T G.824 (03/2000)

The control of jitter and wander within digital networks which are based on the 1544 kbit/s hierarchy

[15] ITU-T G.825 (03/2000)

The control of jitter and wander within digital networks which are based on the Synchronous Digital Hierarchy (SDH)

[16] ITU-T K.41 (05/1998)

Resistability of internal interfaces of telecommunication centres to surge overvoltages

[17] Telcordia GR-253-CORE, Issue 3 (09/ 2000) Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria

[18] Telcordia GR-499-CORE, Issue 2 (12/1998) Transport Systems Generic Requirements (TSGR) Common requirements

[19] Telcordia GR-1244-CORE, Issue 2 (12/2000) Clocks for the Synchronized Network: Common Generic Criteria

Trademark Acknowledgements

FINAL

Semtech and the Semtech S logo are registered trademarks of Semtech Corporation.

ACCUNET[®] is a registered trademark of AT & T.


C-MAC is a registered trademark of C-MAC MicroTechnology - a division of Solectron Corporation.

ICT Flexacom is a registered trademark of ICT Electronics.

Motorola is a registered trademark of Motorola, Inc.

Telcordia is a registered trademark of Telcordia Technologies.

DATASHEET



ADVANCED COMMUNICATIONS Revision Status/History

The Revision Status of the datasheet, as shown in the center of the datasheet header bar, may be TARGET, PRELIMINARY, or FINAL, and refers to the status of the Device (not the datasheet) within the design cycle. TARGET status is used when the design is being realized but is not yet physically available, and the datasheet content reflects the intention of the design. The datasheet is raised to PRELIMINARY status when initial prototype devices are physically available, and the datasheet content more accurately represents the realization of the design. The datasheet is only raised to FINAL status after

the device has been fully characterized, and the datasheet content updated with measured, rather than simulated parameter values.

This is a FINAL release (Revision 5) of the ACS8522 datasheet. Changes made for this document revision are given in Table 32, together with a summary of previous revisions. For specific changes between earlier revisions, refer (where available) to those earlier revisions. Always use the current version of the datasheet.

Table 32 Revision History

Revision	Reference	Description of Changes				
0.02/October 2002	See particular revision	Initial release of Preliminary datasheet.				
1.00/October 2002	7	First public release of Preliminary datasheet.				
1.01/November 2002		Minor update.				
2.00/April 2003	All pages	Major revision. First release at FINAL status.				
2.01/May 2003	Pages 9, 10, 18, and Reg. 22	References to input frequencies 155 MHz and 311 MHz removed (not supported).				
	"ESD Protection" on page 105 "Latchup Protection" on page 105	New Sections added.				
3.00/October 2003	All pages	Major revision. All pages reformatted. General update of cross- references.				
	Reg. 09, 34, 3D, 3E, 71	Register descriptions updated.				
	Table 3, Table 5, Table 16, Table 25, Table 26, Table 32 and Figure 17.	Tables and Figures updated.				
	"Crystal Frequency Calibration" on page 20, "Input-to-Output Phase Adjustment" on page 24, "Register Map" on page 41, and "Revision Status/History" on page 117.	Sections updated.				
3.01/October 2006	"References" Section	Typographic changes.				
	Figure 15 and Figure 16	Termination figures redrawn.				
	Para 1 on page 19	Phase detector now patented.				
	Back page	Semtech US Address updated. Semtech Taiwan address changed				
	"Trademark Acknowledgements" Section	Change to trademarks.				
	Front page, "Abbreviations" Section and back page	References added to availability of lead (Pb)-free packaged variant (ACS8522T). Semtech				
5/November 2006	All pages	Single-digit revision numbering scheme now used for Adv. Comms. datasheets,which redefines this document as being at Rev. 5.				

FINAL

DATASHEET

SEMTECH



ADVANCED COMMUNICATIONS

Ordering Information

FINAL

ACS8522 SETS LITE

Table 33 Parts List

Part Number Description			
ACS8522	SETS LITE Synchronous Equipment Timing Source for Stratum 3/4E/4 and SMC Systems		
ACS8522T	Lead (Pb)-free version available (ACS8522T), RoHS and WEEE compliant.		

Disclaimers

Life support- This product is not designed or intended for use in life support equipment, devices or systems, or other critical applications. This product is not authorized or warranted by Semtech for such use.

Right to change- Semtech Corporation reserves the right to make changes, without notice, to this product. Customers are advised to obtain the latest version of the relevant information before placing orders.

Compliance to relevant standards- Operation of this device is subject to the User's implementation and design practices. It is the responsibility of the User to ensure equipment using this device is compliant to any relevant standards.

Contacts

For Additional Information, contact the following:

Semtech Corporation Advanced Communications Products

- E-mail: sales@semtech.com acsupport@semtech.com
- Internet: <u>http://www.semtech.com</u>
- USA: 200 Flynn Road, Camarillo, CA 93012-8790 Tel: +1 805 498 2111, Fax: +1 805 498 3804
- FAR EAST: 12F, No. 89 Sec. 5, Nanking E. Road, Taipei, 105, TWN, R.O.C. Tel: +886 2 2748 3380 Fax: +886 2 2748 3390
- EUROPE:Semtech Ltd., Units 2 and 3, Park Court, Premier Way,
Abbey Park Industrial Estate, Romsey, Hampshire, S051 9DN
Tel: +44 (0)1794 527 600Fax: +44 (0)1794 527 601



