

ACT-PD1M16 Fast Page Mode 16 Megabit Plastic Monolithic DRAM



Pin Configuration Top View

Vcc	1	42	Vss
I/O0	2	41	I/O15
I/O1	3	40	I/O14
I/O2	4	39	I/O13
I/O3	5	38	I/O12
Vcc	6	37	Vss
I/O4	7	36	I/O11
I/O5	8	35	I/O10
I/O6	9	34	I/O9
I/O7	10	33	I/O8
NC	11	32	NC
NC	12	31	LCAS
WE	13	30	UCAS
RAS	14	29	OE
NC	15	28	A9
NC	16	27	A8
A0	17	26	A7
A1	18	25	A6
A2	19	24	A5
A3	20	23	A4
Vcc	21	22	Vss

Features

- Fast Access Time (t_{RAC}): 70ns
- Power Supply: 5.0V ± 0.5V
- Packaging
 - 42 Lead Plastic Surface-Mount SOJ (L4)
- Industrial and Military Temperature Ranges
- Three-State Unlatched Output
- Fast Page Mode
- RAS-Only Refresh
- xCAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh in 16ms
- Low Power Dissipation
- Long Refresh Period Option

Pin Description

A ₀₋₉	Address Inputs
I/O ₀₋₁₅	Data Input / Output
WE	Read/Write Enable
OE	Output Enable
RAS	Row Address Strobe
UCAS	Upper Byte Control / Column Address Strobe
LCAS	Lower Byte Control / Column Address Strobe
Vcc	+5.0V Power Supply
Vss	Ground
NC	Not Connected



Absolute Maximum Ratings

Symbol	Parameter	MINIMUM	MAXIMUM	Units
T_C	Case Operating Temp.	-55	+125	°C
T_{STG}	Storage Temperature	-55	+150	°C
I_{OS}	Short Circuit Output Current	-	50	mA
P_T	Power Dissipated	-	1	W
V_{CC}	Supply Voltage Range	-1.0	+7.0	V
V_T	Voltage Range on any Pin*	-1.0	+7.0	V

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

* All voltage values are with respect to Vss.

Recommended Operating Conditions

Symbol	Parameter	Minimum	Maximum	Units
V_{CC}	Power Supply Voltage	+4.5	+5.5	V
V_{IH}	Input High Voltage	+2.4	-	V
V_{IL}	Input Low Voltage	-	+0.8	V
T_{CM}	Operating Temp. (Mil)	-55	+125	°C
T_{CI}	Operating Temp. (Ind.)	-40	+85	°C

Capacitance

($V_{IN} = 0V$, $f = 1MHz$, $T_c = 25^\circ C$)

Symbol	Parameter	Maximum	Units
$C_{I(A)}$	A ₀₋₉ Input Capacitance	10	pF
$C_{I(RC)}$	\overline{RAS} and \overline{CAS} Input Capacitance	10	pF
$C_{I(OE)}$	\overline{OE} Input Capacitance	10	pF
$C_{I(WE)}$	\overline{WE} Input Capacitance	10	pF
C_O	Output Capacitance	15	pF

These parameters are guaranteed by design but not tested.

DC Characteristics

($V_{CC} = 5.0V$, $V_{SS} = 0V$, T_{CI} or T_{CM})

Parameter	Sym	Conditions	Min	Max	Units
Output Low Voltage	V_{OL}	$I_{OL} = 4.2 mA$	-	0.4	V
Output High Voltage	V_{OH}	$I_{OH} = -5 mA$	2.4		V
Input Leakage Current	I_L	$V_I = 0$ to $+6.5V$, All others $0V$ to V_{CC}	-10	+10	μA
Output Leakage Current	I_O	$V_O = 0$ to V_{CC} , \overline{CAS} high	-10	+10	μA
Read or Write Cycle Current ^{1,2}	I_{CC1}	$V_{CC} = 5.5V$, minimum cycle		190	mA

DC Characteristics (continued)

(V_{CC} = 5.0V, V_{SS} = 0V, T_{CI} or T_{CM})

Parameter	Sym	Conditions	Min	Max	Units
Standby Current	I _{CC2}	V _{IH} = 2.4V (TTL), After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high	-	2	mA
	I _{CC3}	V _{IH} = V _{CC} - 0.05V (CMOS), After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high	-	1	mA
Average Page Current ²	I _{CC4}	$\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling	-	100	mA

1. Measured with a maximum of one address change while $\overline{\text{RAS}}$ = V_{IL}.
2. Measured with a maximum of one address change while $\overline{\text{CAS}}$ = V_{IH}.

AC Characteristics *

(V_{CC} = 5.0V ±10%, V_{SS} = 0V, T_{CI} or T_{CM})

Parameter	Sym	Min	Max	Units
Access Time from Column-Address	t _{AA}	-	35	ns
$\overline{\text{CAS}}$ Low Access Time from $\overline{\text{CAS}}$	t _{CAC}	-	20	ns
Column Access Time from $\overline{\text{CAS}}$ Precharge	t _{CPA}	-	40	ns
Access Time from $\overline{\text{RAS}}$	t _{RAC}	-	70	ns
$\overline{\text{OE}}$ Access Time	t _{OE A}	-	20	ns
Output Buffer Turn-off Delay ¹	t _{OFF}	0	15	ns
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$ ¹	t _{OEZ}	0	15	ns

* Valid data is presented at the outputs after all access times are satisfied but can go from the high-impedance state to an invalid-data state prior to the specified access times as the outputs are driven when $\overline{\text{CAS}}$ goes low.

1. t_{OFF} and t_{OEZ} are specified when the outputs are no longer driven. The outputs are disabled by bringing either $\overline{\text{OE}}$ or $\overline{\text{CAS}}$ high.

AC Characteristics

(V_{CC} = 5.0V, V_{SS} = 0V, T_{CI} or T_{CM})

Parameter	Sym	Min	Max	Units
Cycle Time, Read or Write Random ¹	t _{RC}	130	-	ns
Cycle Time, Fast Page Mode Read or Write ^{1,2}	t _{PC}	45	-	ns
Cycle Time, Fast Page Mode Read-Modify-Write ¹	t _{PRWC}	90	-	ns
Pulse Duration, $\overline{\text{RAS}}$ Low Fast Page Mode ³	t _{RASP}	70	200,000	ns
Pulse Duration, $\overline{\text{RAS}}$ Low Nonpage Mode ³	t _{RAS}	70	10,000	ns
Pulse Duration, $\overline{\text{CAS}}$ Low ⁴	t _{CAS}	20	10,000	ns
Pulse Duration, $\overline{\text{CAS}}$ High Precharge Time	t _{CP}	10	-	ns
Pulse Duration, $\overline{\text{RAS}}$ High Precharge Time	t _{RP}	50	-	ns
Pulse Duration, $\overline{\text{WE}}$ Low	t _{WP}	15	-	ns
Setup Time, Column Address before $\overline{\text{CAS}}$ Low	t _{ASC}	0	-	ns
Setup Time, Row Address before $\overline{\text{RAS}}$ Low	t _{ASR}	0	-	ns
Setup Time, Data ⁵	t _{DS}	0	-	ns
Setup Time, $\overline{\text{WE}}$ High before $\overline{\text{CAS}}$ Low	t _{RCS}	0	-	ns
Setup Time, $\overline{\text{WE}}$ Low before $\overline{\text{CAS}}$ High	t _{CWL}	20	-	ns
Setup Time, $\overline{\text{WE}}$ Low before $\overline{\text{RAS}}$ High	t _{RWL}	20	-	ns

AC Characteristics (continued)

(VCC = 5.0V, VSS = 0V, TCI or TCM)

Parameter	Sym	Min	Max	Units
Setup Time, \overline{WE} Low before \overline{CAS} Low (early-write operation only)	tWCS	0	-	ns
Hold Time, Column Address after \overline{CAS} Low	tCAH	15	-	ns
Hold Time, Data ⁵	tDH	15	-	ns
Hold Time, Row Address after \overline{RAS} Low	tRAH	10	-	ns
Hold Time, \overline{WE} High after \overline{CAS} High ⁶	trCH	0	-	ns
Hold Time, \overline{WE} High after \overline{RAS} High ⁶	tRRH	0	-	ns

1. All cycle times assume $t_T = 5ns$, reference to V_{IH} (min) and V_{IL} (max).

2. To assume t_{PC} min, t_{ASC} should be $\geq t_{CP}$.

3. In read-write cycle, t_{RWD} and t_{RWL} must be observed.

4. In read-write cycle, t_{CWD} and t_{CWL} must be observed.

5. Referenced to the later of \overline{xCAS} or \overline{WE} in write operations.

6. Either t_{RRH} or $trCH$ must be satisfied for a read cycle.

AC Characteristics


(VCC = 5.0V, VSS = 0V, TCI or TCM)

Parameter	Sym	Min	Max	Units
\overline{WE} Low before \overline{CAS} Low Hold Time (early-write operation only)	tWCH	15	-	ns
\overline{OE} Command Hold Time	tOEH	15	-	ns
\overline{RAS} Referenced to \overline{OE} Hold Time	tROH	10	-	ns
\overline{RAS} from \overline{CAS} Precharge (Fast Page Mode)	trHCP	40	-	ns
Column Address to \overline{WE} Low Delay Time (read-write operation only)	tAWD	60	-	ns
\overline{RAS} Low to \overline{CAS} High Delay Time (CBR refresh only)	tCHR	15	-	ns
\overline{CAS} High to \overline{RAS} Low Delay Time (\overline{CAS} to \overline{RAS} Precharge Time)	tCRP	5	-	ns
\overline{RAS} Low to \overline{CAS} High Delay Time (\overline{CAS} Hold Time)	tCSH	70	-	ns
\overline{CAS} Low to \overline{RAS} Low Delay Time (\overline{CAS} Set-up Time)	tCSR	5	-	ns
\overline{CAS} Low to \overline{WE} Low Delay Time (read-write operation only)	tCWD	45	-	ns
\overline{OE} to Data Delay Time	tOED	15	-	ns
\overline{RAS} Low to Column Address Delay Time ¹	tRAD	15	35	ns
Column Address to \overline{RAS} High Delay Time	tRAL	35	-	ns
\overline{RAS} Low to \overline{CAS} Low Delay Time ¹	tRCD	20	50	ns
\overline{RAS} High to \overline{CAS} Low Precharge Time	trPC	5	-	ns
\overline{CAS} Low to \overline{RAS} High Delay Time (\overline{RAS} Hold Time)	trSH	20	-	ns
\overline{RAS} Low to \overline{WE} Low Delay Time (read-write operation only)	trWD	95	-	ns
\overline{WE} Low after \overline{CAS} Precharge Delay Time (read-write operation only)	tCWD	65	-	ns
Refresh Time Interval	tREF		16	ms
Transition time ²	tT	3	50	ns

1. The maximum value is specified only to assure access time

2. Transition times (rise and fall) for \overline{RAS} and \overline{xCAS} are to be a minimum of 3ns and a maximum of 30ns.

AC Test Circuit



Parameter	Typical	Units
Input Pulse Level	0 – 3.0	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

- Notes: 1) Vz is programmable from -2V to +7V.
 2) IoL and IoH programmable from 0 to 16 mA.
 3) Tester Impedance $Z_0 = 75\Omega$.
 4) Vz is typically the midpoint of V_{OH} and V_{OL} .
 5) IoL and IoH are adjusted to simulate a typical resistance load circuit.
 6) ATE Tester includes jig capacitance.

OPERATIONS

DUAL CAS

Two $\overline{\text{CAS}}$ pins ($\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$) are provided to give independent control of the 16 data-I/O pins (I/O0-15), with $\overline{\text{LCAS}}$ corresponding to I/O0-7 and $\overline{\text{UCAS}}$ corresponding to I/O8-15. For read or write cycles, the column address is latched on the first $\overline{\text{xCAS}}$ falling edge. Each $\overline{\text{xCAS}}$ going low enables its corresponding I/Ox pin with data associated with the column address latched on the first falling $\overline{\text{xCAS}}$ edge. All address setup and hold parameters are referenced to the first falling $\overline{\text{xCAS}}$ edge. The delay time from $\overline{\text{xCAS}}$ low to valid data out (see parameter t_{CAC}) is measured from each individual $\overline{\text{xCAS}}$ to its corresponding I/Ox pin.

In order to latch in a new column address, both $\overline{\text{xCAS}}$ pins must be brought high. The column-precharge time (see parameter t_{CP}) is measured from the last $\overline{\text{xCAS}}$ rising edge to the first $\overline{\text{xCAS}}$ falling edge of the new cycle. Keeping a column address valid while toggling $\overline{\text{xCAS}}$ requires a minimum setup time, t_{CLCH} . During t_{CLCH} at least one $\overline{\text{xCAS}}$ must be brought low before the other $\overline{\text{xCAS}}$ is taken high.

For early-write cycles, the data is latched on the first $\overline{\text{xCAS}}$ falling edge. Only the I/Os that have the corresponding $\overline{\text{xCAS}}$ low are written into. Each $\overline{\text{xCAS}}$ must meet t_{CAS} minimum in order to ensure writing into the storage cell. To latch a new address and new data, all $\overline{\text{xCAS}}$ pins must be high and meet t_{CP} .

PAGE MODE

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum

$\overline{\text{RAS}}$ low time and the $\overline{\text{xCAS}}$ page-mode cycle time used. With minimum $\overline{\text{xCAS}}$ page-cycle time, all columns can be accessed without intervening $\overline{\text{RAS}}$ cycles.

Unlike conventional page-mode DRAMs, the column address buffers in this device are activated on the falling edge of $\overline{\text{RAS}}$. The buffers act as transparent or flow-through latches while $\overline{\text{xCAS}}$ is high. The falling edge of the first $\overline{\text{xCAS}}$ latches the column addresses. This feature allows the devices to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as the column address is valid rather than when $\overline{\text{xCAS}}$ transitions low. This performance improvement is referred to as enhanced page mode. A valid column address may be presented immediately after t_{RAH} (row-address hold time) has been satisfied, usually well in advance of the falling edge of $\overline{\text{xCAS}}$. In this case, data is obtained after t_{CAC} maximum (access time from $\overline{\text{xCAS}}$ low) if t_{AA} maximum (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time $\overline{\text{xCAS}}$ goes high, minimum access time for the next cycle is determined by t_{CPA} (access time from rising edge of the last $\overline{\text{xCAS}}$).

ADDRESS: A0-9

Twenty address bits are required to decode 1 of 1048576 storage cell locations. For the ACTPD1M16, 10 row-address bits are set up on A0 through A9 and latched onto the chip by $\overline{\text{RAS}}$. Ten, column-address bits are set up on A0 through A9 and latched onto the chip by the first $\overline{\text{xCAS}}$. All addresses must be stable on or before the falling edge of $\overline{\text{RAS}}$ and $\overline{\text{xCAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{xCAS}}$ is used as a chip select, activating its corresponding output buffer and latching the address bits into the column-address buffers.

WRITE ENABLE (\overline{WE})

The read or write mode is selected through \overline{WE} . A logic high on \overline{WE} selects the read mode and a logic low selects the write mode. The data inputs are disabled when the read mode is selected. When \overline{WE} goes low prior to \overline{xCAS} (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with \overline{OE} grounded.

DATA IN (I/O0-15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of \overline{xCAS} or \overline{WE} strobes data into the on-chip data latch. In an early-write cycle, \overline{WE} is brought low prior to \overline{xCAS} and the data is strobed in by the first occurring \overline{xCAS} with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, \overline{xCAS} is already low and the data is strobed in by \overline{WE} with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, \overline{OE} must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines.

DATA OUT (I/O0-15)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until \overline{xCAS} and \overline{OE} are brought low. In a read cycle, the output becomes valid after the access time interval t_{CAC} (which begins with the negative transition of \overline{xCAS}) as long as t_{RAC} and t_{AA} are satisfied.

OUTPUT ENABLE (\overline{OE})*

\overline{OE} controls the impedance of the output buffers. When \overline{OE} is high, the buffers remain in the high-impedance state. Bringing \overline{OE} low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both \overline{RAS} and \overline{xCAS} to be brought low for the output buffers to go into the low-impedance state, and they remain

in the low-impedance state until either \overline{OE} or \overline{xCAS} is brought high.

*Output Enable can be held low during write cycles.

\overline{RAS} -ONLY REFRESH

A refresh operation must be performed at least once every 16ms (128ms for long refresh periods) to retain data. This can be achieved by strobing each of the 1024 rows (A0-9). A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding both \overline{xCAS} at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh.

HIDDEN REFRESH

Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding \overline{xCAS} at V_{IL} after a read operation and cycling \overline{RAS} after a specified precharge period, similar to a \overline{RAS} -only refresh cycle. The external address is ignored and the refresh address is generated internally.



\overline{xCAS} -BEFORE- \overline{RAS} (\overline{xCBR}) REFRESH

\overline{xCBR} refresh is utilized by bringing at least one \overline{xCAS} low earlier than \overline{RAS} (see parameter t_{CSR}) and holding it low after \overline{RAS} fails (see parameter t_{CHR}). For successive \overline{xCBR} refresh cycles, \overline{xCAS} can remain low while cycling \overline{RAS} . The external address is ignored and the refresh address is generated internally.

POWER UP

To achieve proper device operation, an initial pause of 200 μ s followed by a minimum of eight initialization cycles is required after power up to full V_{CC} level. These eight initialization cycles must include at least one refresh (\overline{RAS} -only or \overline{xCBR}) cycle.

Package Outline "L4" — SOJ Package, 42 Leads



All dimensions in millimeters


Dimensions in millimeters mm
 Dimensions in inches ()



Ordering Information (Typical)

Model Number	Options	Speed	Package
ACT-PD1M16N-070L4I	None	70ns	42 Lead SOJ
ACT-PD1M16W-070L4I	Burn-in	70ns	42 Lead SOJ
ACT-PD1M16X-070L4I	Temp Cycle	70ns	42 Lead SOJ
ACT-PD1M16Y-070L4I	Temp Cycle & Burn-in	70ns	42 Lead SOJ
ACT-PD1M16N-070L4T	None	70ns	42 Lead SOJ
ACT-PD1M16W-070L4T	Burn-in	70ns	42 Lead SOJ
ACT-PD1M16X-070L4T	Temp Cycle	70ns	42 Lead SOJ
ACT-PD1M16Y-070L4T	Temp Cycle & Burn-in	70ns	42 Lead SOJ

Part Number Breakdown



Aeroflex Circuit Technology
35 South Service Road
Plainview New York 11830

Telephone: (516) 694-6700
FAX: (516) 694-6715
Toll Free Inquiries: 1-(800) 843-1553