## 36V/5A Step Down DC/DC Converter

## FEATURES

- 7.5 V to 36 V Input Voltage
- 40 V Input Voltage Surge
- Up to 5A Output Current
- Up to 12 V Output Voltage
- Dual Outputs with Independent Over Current Protection
- 7.5\% Accurate Over Current Protection (OCP)
- Integrated $45 \mathrm{~m} \Omega$ High Side Power FET
- $90 \%$ Efficiency at Heavy Load
- Internal 3ms Soft Startup
- Low Standby Input Current
- Sleeping Mode at OCP, OTP and SCP
- Zero Input and Output Currents at Over Current and Short Circuit Protection
- Auto Recovery into Full Load after Faults
- Output Cord Voltage Drop Compensation
- Stable with Low ESR Ceramic Output Capacitors
- Internal Cycle-by-Cycle Current Control
- Programmable Over Current Setting
- SOP-8EP Package


## APPLICATIONS

- Automotive Industry
- Dual-Output Car Charger
- LCD-TV


## GENERAL DESCRIPTION

ACT4455 is a wide input voltage step-down DC/DC converter with high-side MOSFET integrated. It provides up to 5 A continuous output current at 200 kHz switching frequency. The converter can be configured as single output or dual outputs with independent over current protection. The converter achieves high efficiency and excellent load and line regulation. The converter enters into hiccup and sleeping mode and the converter power consumption is nearly zero when output is overloaded or shorted to ground. Other protection features includes cycle-by-cycle current limit, under voltage protection and thermal shutdown. The device is available in SOP8-EP package.


ACT4455
Rev 2, 21-Nov-12

## ORDERING INFORMATION

| PART NUMBER | OPERATION TEMPERATURE RANGE | PACKAGE | PINS | PACKING |
| :---: | :---: | :---: | :---: | :---: |
| ACT $4455 Y \mathrm{YH}-\mathrm{T}$ | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | SOP-8EP | 8 | TAPE \& REEL |

## PIN CONFIGURATION



## SOP-8EP

## PIN DESCRIPTIONS

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :--- |
| 1 | CS1 | The output current of Vout1 is sensed by this pin. When the voltage on this pin reaches <br> 116 mV for $750 \mu \mathrm{~s}$, the IC shuts down for 2.5 seconds before initiating a restartup. |
| 2 | SW | Switch Output. Connect this pin to the switching end of the external inductor. |
| 3 | HSB | High Side Bias. This pin acts as the positive rail for the high-side switch's gate driver. <br> Connect a 22nF-100nF capacitor between HSB and SW pins. |
| 4 | GND | Ground. |
| 5 | COMP | Compensation Node. COMP is used to compensate the voltage regulation loop. |
| 7 | FB | Feedback Input. FB senses the output voltage to regulate that voltage. Drive FB with a <br> resistive voltage divider from the output voltage. The feedback threshold is 0.808 V. <br> See Setting the Output Voltage. |
| 7 | Input Supply. Bypass this pin to GND with a 10 |  |
| 8 | CS2 or greater low ESR capacitor. |  |

## ABSOLUTE MAXIMUM RATINGS ${ }^{\circledR}$

| PARAMETER | VALUE | UNIT |
| :--- | :---: | :---: |
| IN to GND | -0.3 to 44 | V |
| SW to GND | -0.3 to $\mathrm{V}_{\text {IN }}+0.3$ | V |
| HSB to GND | $\mathrm{V}_{\text {Sw }}-0.3$ to $\mathrm{V}_{\text {Sw }}+7$ | V |
| FB, CS1, CS2, COMP to GND | -0.3 to +6 | V |
| Junction to Ambient Thermal Resistance | 50 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Junction Temperature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Junction Temperature | -55 to 150 | ${ }^{\circ}{ }^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering 10 sec.) | 300 | ${ }^{\circ} \mathrm{C}$ |

(1): Do not exceed these limits to prevent damage to the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.

ACT4455
Rev 2, 21-Nov-12

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise specified.)

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Feedback Voltage | $V_{\text {FB }}$ | $7.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V}$ | 798 | 808 | 818 | mV |
| Error Amplifier Voltage Gain | $\mathrm{A}_{\text {EA }}$ |  |  | 4000 |  | V/V |
| Error Amplifier Transconductance | $\mathrm{G}_{\text {EA }}$ | $\Delta \mathrm{l}_{\text {COMP }}= \pm 10 \mu \mathrm{~A}$ |  | 650 |  | $\mu \mathrm{A} / \mathrm{V}$ |
| Over Voltage Protection Threshold | $V_{\text {ovp }}$ |  |  | 41 |  | V |
| Max E/A Source Current | IsRCMAX | $\mathrm{V}_{\mathrm{FB}}=0.5 \mathrm{~V}$ |  | 120 |  | $\mu \mathrm{A}$ |
| Max E/A Sink Current | $I_{\text {SINKMAX }}$ | $\mathrm{V}_{\mathrm{FB}}=1.0 \mathrm{~V}$ |  | 120 |  | $\mu \mathrm{A}$ |
| High-Side Switch ON-Resistance | $\mathrm{R}_{\mathrm{DS}(\mathrm{ON}) 1}$ | At $25^{\circ} \mathrm{C}$ |  | 38 |  | $\mathrm{m} \Omega$ |
| Low-Side Switch ON-Resistance | $\mathrm{R}_{\mathrm{DS}(\mathrm{ON}) 2}$ |  |  | 5 |  | $\Omega$ |
| Maximum Duty Cycle | $\mathrm{D}_{\text {MAX }}$ |  |  | 80 |  | \% |
| Switching Frequency | $\mathrm{F}_{\text {sw }}$ |  | 180 | 200 | 220 | kHz |
| Upper Switch Current Limit | lıim | Duty Cycle $=65 \%$ |  | 6.5 |  | A |
| COMP to Current Limit Transconductance | $\mathrm{G}_{\text {comp }}$ |  |  | 5 |  | A/V |
| Minimum on Time | Ton_min |  |  | 250 |  | ns |
| Input Under Voltage Lockout Threshold | $V_{\text {IN_Rise }}$ | $\mathrm{V}_{\text {IN }}$ Rising | 6.75 | 7 | 7.25 | V |
| Input Under Voltage Lockout Hysteresis | VIN_Falling | $\mathrm{V}_{\text {IN }}$ Falling |  | 650 |  | mV |
| Internal Soft Startup Time | $\mathrm{T}_{\mathrm{ss}}$ |  |  | 3.0 |  | ms |
| CS1 reference voltage | $\mathrm{V}_{\mathrm{CS} 1}$ |  | 113 | 116 | 119 | mV |
| CS2 reference voltage | $\mathrm{V}_{\mathrm{CS} 2}$ |  | 113 | 116 | 119 | mV |
| Frequency Foldback Threshold | $\mathrm{V}_{\text {FB_Foldback }}$ |  |  | 0.65 |  | V |
| Cord Compensation |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{FB} 1}=200 \mathrm{k}, \mathrm{I}_{\mathrm{OUT}}= \\ & 5 \mathrm{~A} \end{aligned}$ |  | 0.35 |  | V |
| Thermal Shutdown |  |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |

Rev 2, 21-Nov-12

## FUNCTIONAL BLOCK DIAGRAM



## FUNCTIONAL DESCRIPTION

## Operation

As seen in Functional Block Diagram, the ACT4455 is a current mode controlled regulator. The EA output voltage (COMP voltage) is proportional to the peak inductor current.

A switching cycle starts when the rising edge of the Oscillator clock output causes the High-Side Power Switch to turn on and the Low-Side Power Switch to turn off. With the SW side of the inductor now connected to IN, the inductor current ramps up to store energy. The inductor current level is measured by the Current Sense Amplifier and added to the Oscillator ramp signal. If the resulting summation is higher than the COMP voltage, the output of the PWM Comparator goes high. When this happens or when Oscillator clock output goes low, the High-Side Power Switch turns off and the inductor freewheels through the schottky diode causing the inductor current to decrease and magnetic energy to be transferred to output. This state continues until the cycle starts again. The High-Side Power Switch is driven by logic using HSB as the positive rail. This pin is charged to $\mathrm{V}_{\mathrm{sw}}$ +5 V when the Low-Side Power Switch turns on. The Comp voltage is the integration of the error between FB input and internal 0.808 V reference. If

FB is lower than the reference voltage, COMP tends to go higher to increase current to the output.

## Over Current and Short Circuit Protection

CS pins are connected to the high side of current sensing resistors to prevent output over current. With independent CS1 and CS2 pins, two output currents are detected. If the voltage at either CS pins exceeds 116 mV for more than $750 \mu \mathrm{~s}$. The converter shuts down and goes into sleeping mode. A new soft startup is triggered after 2.5 s . If the fault condition is un-cleared, the converter shuts down again until over current condition is cleared. With this long-waiting-time hiccup mode, the power consumption at over loading or outputs short is reduced to nearly zero.

## Thermal Shutdown

The ACT4455 shuts down when its junction temperature exceeds $150^{\circ} \mathrm{C}$. The converter triggers a soft-start when the temperature has dropped by $10^{\circ} \mathrm{C}$. The soft-restart avoids output over voltage at thermal hiccup.

## APPLICATIONS INFORMATION

## Output Voltage Setting

Figure 1:
Output Voltage Setting


Figure 1 shows the connections for setting the output voltage. Select the proper ratio of the two feedback resistors $R_{\text {FB1 }}$ and $R_{\text {FB2 }}$ based on the output voltage. Typically, use $R_{\text {FB2 }} \approx 10 \mathrm{k} \Omega$ and determine $R_{\text {FB1 }}$ from the following equation:
$R_{F B 1}=R_{F B 2}\left(\frac{V_{\text {OUT }}}{0.808 V}-1\right)$

## Over Current Protection Setting

The output over current threshold is calculated by:
$I_{\text {OCP } 1}=I_{\text {OCP } 2}=116 \mathrm{mV} / R_{\text {SENSE }}$

It is recommended that $1 \%$ or $0.5 \%$ high-accuracy current sensing resistor is selected to achieve highaccuracy over current protection. Two over current protection thresholds can be different based on different current sensing resistance.

## Inductor Selection

The inductor maintains a continuous current to the output load. This inductor current has a ripple that is dependent on the inductance value:

Higher inductance reduces the peak-to-peak ripple current. The trade off for high inductance value is the increase in inductor core size and series resistance, and the reduction in current handling capability. In general, select an inductance value L based on ripple current requirement:
$L=\frac{V_{\text {OUT }} \times\left(V_{\text {IN }}-V_{\text {OUT }}\right)}{V_{I N} f_{\text {SWI }} I_{\text {LOADMAX }} K_{\text {RIPPLE }}}$
where $\mathrm{V}_{\mathbb{I N}}$ is the input voltage, $\mathrm{V}_{\text {OUt }}$ is the output voltage, $\mathrm{f}_{\mathrm{SW}}$ is the switching frequency, $\mathrm{I}_{\text {LOADMAX }}$ is the maximum load current, and $\mathrm{K}_{\text {RIPPLE }}$ is the ripple factor. Typically, choose $\mathrm{K}_{\text {RIPPLE }}=30 \%$ to correspond to the peak-to-peak ripple current being $30 \%$ of the maximum load current.

With a selected inductor value the peak-to-peak inductor current is estimated as:
$I_{L P K-P K}=\frac{V_{O U T} \times\left(V_{I N}-V_{\text {OUT }}\right)}{L \times V_{I N} \times f_{S W}}$
The peak inductor current is estimated as:
$I_{\text {LPK }}=I_{\text {LOADMAX }}+\frac{1}{2} I_{\text {LPK -PK }}$
The selected inductor should not saturate at $I_{\text {LPK. }}$ The maximum output current is calculated as:
$I_{\text {OUTMAX }}=I_{\text {LIM }}-\frac{1}{2} I_{\text {LPK -PK }}$
$\mathrm{l}_{\text {LIM }}$ is the internal current limit, which is typically 6.5 A , as shown in Electrical Characteristics Table.

## Input Capacitor

The input capacitor needs to be carefully selected to maintain sufficiently low ripple at the supply input of the converter. A low ESR capacitor is highly recommended. Since large current flows in and out of this capacitor during switching, its ESR also affects efficiency.

The input capacitance needs to be higher than $10 \mu \mathrm{~F}$. The best choice is the ceramic type, however, low ESR tantalum or electrolytic types may also be used provided that the RMS ripple current rating is higher than $50 \%$ of the output current. The input capacitor should be placed close to the IN and G pins of the IC, with the shortest traces possible. In the case of tantalum or electrolytic types, they can be further away if a small parallel $0.1 \mu \mathrm{~F}$ ceramic capacitor is placed right next to the IC.

## Output Capacitor

The output capacitor also needs to have low ESR to keep low output voltage ripple. The output ripple voltage is:
$V_{\text {RIPPLE }}=I_{\text {OUTMAX }} K_{\text {RIPPLE }} R_{\text {ESR }}+\frac{V_{I N}}{28 \times f_{S W}{ }^{2} L C_{\text {OUT }}}$
Where loutmax is the maximum output current, $\mathrm{K}_{\text {RIPPLE }}$ is the ripple factor, $\mathrm{R}_{\text {ESR }}$ is the ESR of the output capacitor, $\mathrm{f}_{\mathrm{sw}}$ is the switching frequency, L is the inductor value, and Cout is the output capacitance. In the case of ceramic output capacitors, $R_{\text {ESR }}$ is very small and does not contribute to the ripple. Therefore, a lower capacitance value can be used for ceramic type. In the case of tantalum or electrolytic capacitors, the ripple is dominated by $R_{\text {ESR }}$ multiplied by the ripple

## APPLICATIONS INFORMATION CONT'D

current. In that case, the output capacitor is chosen to have sufficiently low ESR.

For ceramic output capacitor, typically choose a capacitance of about $22 \mu \mathrm{~F}$. For tantalum or electrolytic capacitors, choose a capacitor with less than $50 \mathrm{~m} \Omega \mathrm{ESR}$.

## Rectifier Diode

Use a Schottky diode as the rectifier to conduct current when the High-Side Power Switch is off. The Schottky diode must have current rating higher than the maximum output current and a reverse voltage rating higher than the maximum input voltage.

Rev 2, 21-Nov-12

## STABILITY COMPENSATION

Figure 2:

## Stability Compensation


(1): $\mathrm{C}_{\text {COMP2 }}$ is needed only for high ESR output capacitor

The feedback loop of the IC is stabilized by the components at the COMP pin, as shown in Figure 2. The DC loop gain of the system is determined by the following equation:
$A_{V D C}=\frac{0.808 \mathrm{~V}}{I_{\text {OUT }}} A_{V E A} G_{\text {COMP }}$
The dominant pole P 1 is due to $\mathrm{C}_{\text {сомр }}$ :

$$
\begin{equation*}
f_{P 1}=\frac{G_{E A}}{2 \pi A_{V E A} C_{\text {COMP }}} \tag{9}
\end{equation*}
$$

The second pole P 2 is the output pole:
$f_{P 2}=\frac{I_{\text {OUT }}}{2 \pi V_{\text {OUT }} C_{\text {OUT }}}$
The first zero Z 1 is due to $\mathrm{R}_{\text {Сомр }}$ and $\mathrm{C}_{\text {сомр }}$ :
$f_{\mathrm{Z} 1}=\frac{1}{2 \pi R_{\text {СОМР }} C_{\text {СОМР } 1}}$
And finally, the third pole is due to $\mathrm{R}_{\text {comp }}$ and $\mathrm{C}_{\text {COMP2 }}$ (if $\mathrm{C}_{\text {COMP2 }}$ is used):
$f_{P 3}=\frac{1}{2 \pi R_{\text {COMP }} C_{\text {COMP2 }}}$
The following steps should be used to compensate the IC:

STEP 1. Set the cross over frequency at $1 / 10$ of the switching frequency via $\mathrm{R}_{\text {сомр }}$ :
$R_{\text {COMP }}=\frac{2 \pi V_{\text {OUT }} C_{\text {OUT }} f_{S W}}{10 G_{E A} G_{\text {COMP }} \times 0.808 \mathrm{~V}}$
$=0.48 \times 10^{8} V_{\text {OUT }} C_{\text {OUT }} \quad(\Omega)$
STEP 2. Set the zero $f_{z 1}$ at $1 / 4$ of the cross over frequency. If $R_{\text {Comp }}$ is less than $15 k \Omega$, the equation for $\mathrm{C}_{\text {Comp }}$ is:

$$
\begin{equation*}
C_{\text {COMP }}=\frac{3.18 \times 10^{-5}}{R_{\text {COMP }}} \tag{14}
\end{equation*}
$$

If $R_{\text {Comp }}$ is limited to $15 \mathrm{k} \Omega$, then the actual cross over frequency is $6.36 /\left(\mathrm{V}_{\text {OUT }} \mathrm{C}_{\text {OUT }}\right)$. Therefore:
$C_{\text {COMP }}=6.67 \times 10^{-6} V_{\text {OUT }} C_{\text {OUT }} \quad$ (F)
STEP 3. If the output capacitor's ESR is high enough to cause a zero at lower than 4 times the cross over frequency, an additional compensation capacitor $\mathrm{C}_{\text {COMP2 }}$ is required. The condition for using $\mathrm{C}_{\text {Comp2 }}$ is:
$R_{\text {ESRCOUT }} \geq \operatorname{Min}\left(\frac{1.1 \times 10^{-6}}{C_{\text {OUT }}}, 0.012 \times V_{\text {OUT }}\right)$
And the proper value for $\mathrm{C}_{\text {COMP2 }}$ is:
$C_{\text {COMP } 2}=\frac{C_{\text {OUT }} R_{\text {ESRCOUT }}}{R_{\text {COMP }}}$
Though $\mathrm{C}_{\text {Comp2 }}$ is unnecessary when the output capacitor has sufficiently low ESR, a small value $\mathrm{C}_{\text {COMP2 }}$ such as 100 pF may improve stability against PCB layout parasitic effects.

Table 1 shows some calculated results based on the compensation method above.

Table 1:
Typical Compensation for Different Output Voltages and Output Capacitors

| $\mathbf{V}_{\text {OUT }}$ | C $_{\text {OUT }}$ | $\mathbf{R}_{\text {COMP }}$ | $\mathbf{C}_{\text {COMP }}$ | $\mathbf{C}_{\text {COMP2 }}{ }^{\text {® }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 2.5 V | $47 \mu \mathrm{~F} \mathrm{SP} \mathrm{CAP}$ | $5.6 \mathrm{k} \Omega$ | 5.6 nF | None |
| 3.3 V | $47 \mu \mathrm{~F}$ SP CAP | $7.5 \mathrm{k} \Omega$ | 4.7 nF | None |
| 5 V | $47 \mu \mathrm{~F} \mathrm{SP} \mathrm{CAP}$ | $11 \mathrm{k} \Omega$ | 3.3 nF | None |
| 2.5 V | $680 \mu \mathrm{~F} / 6.3 \mathrm{~V} / 30 \mathrm{~m} \Omega$ | $15 \mathrm{k} \Omega$ | 3.3 nF | 220 pF |
| 3.3 V | $680 \mu \mathrm{~F} / 6.3 \mathrm{~V} / 30 \mathrm{~m} \Omega$ | $15 \mathrm{k} \Omega$ | 3.3 nF | 220 pF |
| 5 V | $680 \mu \mathrm{~F} / 6.3 \mathrm{~V} / 30 \mathrm{~m} \Omega$ | $15 \mathrm{k} \Omega$ | 4.7 nF | 220 pF |

(1): $\mathrm{C}_{\mathrm{COMP2}}$ is needed for high ESR output capacitor.

## Output Cable Resistance Compensation

To compensate for resistive voltage drop across the charger's output cable, the ACT4455 integrates a simple, user-programmable cable voltage drop compensation using the impedance at the FB pin. Use the curve in Figure 3 to choose the proper feedback resistance values for cable compensation. $\mathrm{R}_{\mathrm{FB} 1}$ is the high side resistor of voltage divider.

Rev 2, 21-Nov-12

## STABILITY COMPENSATION CONT’D

In the case of high $R_{\text {FB1 }}$ used, the frequency compensation needs to be adjusted correspondingly. As show in Figure 4, adding a capacitor in paralled with $R_{\text {FB1 }}$ or increasing the compensation capacitance at COMP pin helps the system stability.

Figure 3:

## Cable Compensation at Various Resistor Divider Values



Figure 4:

## Frequency Compensation for High R $_{\text {FB1 }}$



## PC Board Layout Guidance

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the IC.

1) Arrange the power components to reduce the AC loop size consisting of $\mathrm{C}_{\mathbb{I}}$, $\operatorname{IN}$ pin, SW pin and the schottky diode.
2) Place input decoupling ceramic capacitor $\mathrm{C}_{\mathrm{IN}}$ as close to IN pin as possible. $\mathrm{C}_{\mathbb{I N}}$ is connected power GND with vias or short and wide path.
3) Return FB, COMP and ISET to signal GND pin, and connect the signal GND to power GND at a
single point for best noise immunity. Connect exposed pad to power ground copper area with copper and vias.
4) Use copper plane for power GND for best heat dissipation and noise immunity.
5) Place feedback resistor close to FB pin.
6) Use short trace connecting HSB- $\mathrm{C}_{\mathrm{HSB}}-$ SW loop
7) SW pad is noisy node switching from $V_{I N}$ to GND. It should be isolated away from the rest of circuit for good EMI and low noise operation.

ACT4455
Rev 2, 21-Nov-12

Figure 5:
Typical Application Circuit for 5VI4.2A Dual-output Car Charger


Table 2:
BOM List for 5VI4.2A Dual-output Car Charger

| ITEM | REFERENCE | DESCRIPTION | MANUFACTURER | QTY |
| :---: | :---: | :--- | :--- | :---: |
| 1 | U1 | IC ACT4455YH, SOP-8EP | Active-Semi | 1 |
| 2 | C1 | Capacitor, Electrolytic, $150 \mu F / 50 \mathrm{~V}, 8 \times 8 \mathrm{~mm}$ | Koshin | 1 |
| 3 | C2 | Capacitor, Electrolytic, $680 \mu \mathrm{~F} / 10 \mathrm{~V}, 8 \times 11.5 \mathrm{~mm}$ | Koshin | 1 |
| 4 | C3 | Capacitor, Ceramic, $10 \mu \mathrm{~F} / 50 \mathrm{~V}, 1206$, SMD | Murata, TDK | 1 |
| 5 | C4 | Capacitor, Ceramic, $4.7 \mathrm{nF} / 25 \mathrm{~V}, 0603$, SMD | Murata, TDK | 1 |
| 6 | C5 | Capacitor, Ceramic, $220 \mathrm{pF} / 25 \mathrm{~V}, 0603$, SMD (Optional) | Murata, TDK | 1 |
| 7 | C6 | Capacitor, Ceramic, $2.2 \mathrm{nF} / 25 \mathrm{~V}, 0603$, SMD | Murata, TDK | 1 |
| 8 | C7 | Capacitor, Ceramic, $1000 \mathrm{pF} / 25 \mathrm{~V}, 0603$, SMD (Optional) | Murata, TDK | 1 |
| 9 | C8 | Capacitor, Ceramic, $100 \mathrm{pF} / 25 \mathrm{~V}, 0603$, SMD (Optional) | Murata, TDK | 1 |
| 10 | C9 | Capacitor, Ceramic, $2200 \mathrm{pF} / 25 \mathrm{~V}, 0805$, SMD | Murata, TDK | 1 |
| 11 | C10 | Capacitor, Ceramic, $2.2 \mu \mathrm{~F} / 16 \mathrm{~V}, 0603$, SMD | Murata, TDK | 1 |
| 12 | L1 | Inductor, $18 \mu \mathrm{H}, 5 \mathrm{~A}, 20 \%, \mathrm{DIP}$ | Electronic-Magnetics | 1 |
| 13 | D1 | Diode, Schottky, $45 \mathrm{~V} / 10 \mathrm{~A}, \mathrm{~V} 10 \mathrm{~L} 45$ | Vishay | 1 |
| 14 | R1, R2 | Chip Resistor, $50 \mathrm{~m} \Omega, 1206,1 \%$ | Murata, TDK | 2 |
| 15 | R3 | Chip Resistor, $9.7 \mathrm{k} \Omega, 0603,1 \%$ | Murata, TDK | 1 |
| 16 | R4 | Chip Resistor, $51 \mathrm{k} \Omega, 0603,1 \%$ | Murata, TDK | 1 |
| 17 | R5 | Chip Resistor, $15 \mathrm{k} \Omega, 0603,5 \%$ | Murata, TDK | 1 |
| 18 | R6 | Chip Resistor, $5.1 \Omega, 1206,5 \%$ | Murata, TDK | 1 |

## TYPICAL PERFORMANCE CHARACTERISTICS

(Circuit of Figure 7, $\mathrm{R}_{\mathrm{CS} 1}=\mathrm{R}_{\mathrm{CS} 2}=50 \mathrm{~m} \Omega, \mathrm{~L}=18 \mu \mathrm{H}, \mathrm{C}_{\mathrm{IN}}=150 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=680 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.)


## TYPICAL PERFORMANCE CHARACTERISTICS CONT'D

(Circuit of Figure 7, $\mathrm{R}_{\mathrm{CS} 1}=\mathrm{R}_{\mathrm{CS} 2}=50 \mathrm{~m} \Omega, \mathrm{~L}=18 \mu \mathrm{H}, \mathrm{C}_{\mathrm{IN}}=150 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{OUT}}=680 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.)


Start Up


SW vs. Output Ripples


CH1: Ripper, $50 \mathrm{mV} /$ div
CH2: SW, 10V/div
TIME: $2 \mu \mathrm{~s} / \mathrm{div}$


SW vs. Output Ripples


CH1: Ripper, 50 mV /div
CH2: SW, 10V/div
TIME: $2 \mu \mathrm{~s} / \mathrm{div}$


CH1: Vout Ripple, $200 \mathrm{mV} /$ div
CH2: Iout, 2A/div
TIME: $400 \mu \mathrm{~s} / \mathrm{div}$

ACT4455
Rev 2, 21-Nov-12

## TYPICAL PERFORMANCE CHARACTERISTICS CONT'D

(Circuit of Figure 7, $\mathrm{R}_{\mathrm{CS} 1}=\mathrm{R}_{\mathrm{CS} 2}=50 \mathrm{~m} \Omega, \mathrm{~L}=18 \mu \mathrm{H}, \mathrm{C}_{\mathrm{IN}}=150 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{OUT}}=680 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.)


CH1: Vout Ripper, 200mV/div
CH2: lout, 2A/div
TIME: $400 \mu \mathrm{~s} / \mathrm{div}$


CH1: Vout, $5 \mathrm{~V} / \mathrm{div}$
CH2: IL, 2A/div
CH3: SW, 10V/div
TIME: $400 \mu \mathrm{~s} / \mathrm{div}$


CH1: $\mathrm{V}_{\text {out }}$, 2V/div
CH2: IL, 2A/div
CH3: SW, 10V/div
TIME: $1 \mathrm{~ms} / \mathrm{div}$


CH1: $\mathrm{V}_{\text {out }}, 5 \mathrm{~V} / \mathrm{div}$
CH2: IL, 2A/div
CH3: SW, 10V/div TIME: $400 \mu \mathrm{~s} / \mathrm{div}$


CH1: Vout, 2V/div
CH2: IL, 2A/div
CH3: SW, 10V/div
TIME: $1 \mathrm{~ms} / \mathrm{div}$

CH1: $\mathrm{V}_{\text {out }} 5 \mathrm{~V} /$ div
CH2: SW, 5V/div
TIME: 1s/div

## TYPICAL PERFORMANCE CHARACTERISTICS CONT'D

(Circuit of Figure 7, $\mathrm{R}_{\mathrm{CS} 1}=\mathrm{R}_{\mathrm{CS} 2}=50 \mathrm{~m} \Omega, \mathrm{~L}=18 \mu \mathrm{H}, \mathrm{C}_{\mathrm{IN}}=150 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{OUT}}=680 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.)



CH1: $\mathrm{V}_{\text {IN }}, 10 \mathrm{~V} / \mathrm{div}$
CH2: Vout Ripper, $200 \mathrm{mV} / \mathrm{div}$
TIME: $10 \mathrm{~ms} / \mathrm{div}$

ACT4455
Rev 2, 21-Nov-12

## PACKAGE OUTLINE

## SOP-8EP PACKAGE OUTLINE AND DIMENSIONS



| SYMBOL | DIMENSION IN <br> MILLIMETERS |  | DIMENSION IN <br> INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 1.350 | 1.700 | 0.053 | 0.067 |
| A1 | 0.000 | 0.100 | 0.000 | 0.004 |
| A2 | 1.350 | 1.550 | 0.053 | 0.061 |
| b | 0.330 | 0.510 | 0.013 | 0.020 |
| c | 0.170 | 0.250 | 0.007 | 0.010 |
| D | 4.700 | 5.100 | 0.185 | 0.200 |
| D1 | 3.202 | 3.402 | 0.126 | 0.134 |
| E | 3.800 | 4.000 | 0.150 | 0.157 |
| E1 | 5.800 | 6.200 | 0.228 | 0.244 |
| E2 | 2.313 | 2.513 | 0.091 | 0.099 |
| e | 1.270 TYP |  | 0.050 TYP |  |
| L | 0.400 | 1.270 | 0.016 | 0.050 |
| $\theta$ | $0^{\circ}$ |  | $8^{\circ}$ | $0^{\circ}$ |
| $8^{\circ}$ |  |  |  |  |

Active-Semi, Inc. reserves the right to modify the circuitry or specifications without notice. Users should evaluate each product to make sure that it is suitable for their applications. Active-Semi products are not intended or authorized for use as critical components in life-support devices or systems. Active-Semi, Inc. does not assume any liability arising out of the use of any product or circuit described in this datasheet, nor does it convey any patent license.

Active-Semi and its logo are trademarks of Active-Semi, Inc. For more information on this and other products, contact sales@active-semi.com or visit http://www.active-semi.com.

今active-semi is a registered trademark of Active-Semi.

