## FEATURES

## 2-channel, 256-position potentiometers <br> End-to-end resistance: $2.5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$ <br> Compact 10 -lead MSOP ( $3 \mathrm{~mm} \times 4.9 \mathrm{~mm}$ ) package <br> Fast settling time: $\mathrm{t}_{\mathrm{s}}=5 \boldsymbol{\mu}$ stypical on power-up <br> Full read/write of wiper register <br> Power-on preset to midscale <br> Extra package address decode pins: AD0 and AD1 (AD5248 only) <br> Computer software replaces microcontroller in factory <br> programming applications <br> Single supply: 2.7 V to 5.5 V <br> Low temperature coefficient: $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> Low power: $\mathrm{I}_{\mathrm{DD}}=6 \mu \mathrm{~A}$ maximum <br> Wide operating temperature: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Evaluation board available

## APPLICATIONS

Systems calibrations
Electronics level settings
Mechanical trimmers replacement in new designs
Permanent factory printed circuit board (PCB) setting
Transducer adjustment of pressure, temperature, position, chemical, and optical sensors
RF amplifier biasing
Gain control and offset adjustment

## GENERAL DESCRIPTION

The AD5243 and AD5248 provide a compact $3 \mathrm{~mm} \times 4.9 \mathrm{~mm}$ packaged solution for dual, 256-position adjustment applications. The AD5243 performs the same electronic adjustment function as a 3-terminal mechanical potentiometer, and the AD5248 performs the same adjustment function as a 2 -terminal variable resistor. Available in four end-to-end resistance values ( $2.5 \mathrm{k} \Omega$, $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$ ), these low temperature coefficient devices are ideal for high accuracy and stability-variable resistance adjustments. The wiper settings are controllable through the $\mathrm{I}^{2} \mathrm{C}$-compatible digital interface. The AD5248 has extra package address decode pins, AD0 and AD1, allowing multiple parts to share the same $\mathrm{I}^{2} \mathrm{C}, 2$-wire bus on a PCB. The resistance between the wiper and either endpoint of the fixed resistor varies linearly with respect to the digital code transferred

FUNCTIONAL BLOCK DIAGRAMS


Figure 1. AD5243


Figure 2. AD5248
into the RDAC latch. (The terms digital potentiometer, VR, and RDAC are used interchangeably.)
Operating from a 2.7 V to 5.5 V power supply and consuming less than $6 \mu \mathrm{~A}$ allows the AD5243/AD5248 to be used in portable battery-operated applications.
For applications that program the AD5243/AD5248 at the factory, Analog Devices, Inc., offers device programming software running on Windows ${ }^{\bullet}$ NT/2000/XP operating systems. This software effectively replaces the need for external $\mathrm{I}^{2} \mathrm{C}$ controllers, which in turn enhances the time to market of systems. An AD5243/AD5248 evaluation kit and software are available. The kit includes a cable and instruction manual.

Rev. C
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result fromits use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2004-2016 Analog Devices, Inc. All rights reserved. Technical Support

## TABLE OF CONTENTS

Features .....  1
Applications. ..... 1
Functional Block Diagrams. .....  1
General Description .....  1
Revision History ..... 2
Specifications .....  3
Electrical Characteristics: $2.5 \mathrm{k} \Omega$ Version ..... 3
Electrical Characteristics: $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$ Versions. ..... 4
Timing Characteristics: All Versions .....  5
Absolute Maximum Ratings ..... 6
ESD Caution ..... 6
Pin Configurations and Function Descriptions .....  7
Typical Performance Characteristics ..... 8
REVISION HISTORY
4/16-Rev. B to Rev. C
Changes to Applications Section and General Description Section. ................
Changed Digital Inputs and Outputs Parameter to Digital Inputs Parameter, Table 1

$\qquad$ .....  3
Changed Digital Inputs and Outputs Parameter to Digital Inputs Parameter, Table 2 ..... 4
Changes to Ordering Guide ..... 19
4/12—Rev. A to Rev. B
Changes to Rheostat Operation Section, Table 7, and Table 8 ..... 13
Changes to Voltage Output Operation Section ..... 14
Deleted Evaluation Board Section and Figure 45, Renumbered
Sequentially ..... 15
Changes to Table 13 ..... 17
Updated Outline Dimensions ..... 19
Changes to Ordering Guide ..... 19
Test Circuits ..... 12
Theory of Operation ..... 13
Programming the Variable Resistor and Voltage ..... 13
Programming the Potentiometer Divider ..... 14
ESD Protection ..... 14
Terminal Voltage Operating Range ..... 14
Power-Up Sequence ..... 14
Layout and Power Supply Bypassing ..... 14
Constant Bias to Retain Resistance Setting. ..... 15
$I^{2} \mathrm{C}$ Interface ..... 16
$I^{2} \mathrm{C}$ Compatible, 2-Wire Serial Bus ..... 16
$I^{2} \mathrm{C}$ Controller Programming ..... 18
Outline Dimensions ..... 19
Ordering Guide ..... 19
4/09-Rev. 0 to Rev. A
Changes to DC Characteristics-Rheostat Mode Parameter and to DC Characteristics-Potentiometer Divider Mode Parameter, Table 1 .....  3
Moved Figure 3 ..... 5
Updated Outline Dimensions ..... 19
Changes to Ordering Guide ..... 19
1/04—Revision 0: Initial Version

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS: 2.5 k $\Omega$ VERSION

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, or $3 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$; unless otherwise noted.
Table 1.

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MODE <br> Resistor Differential Nonlinearity ${ }^{2}$ <br> Resistor Integral Nonlinearity ${ }^{2}$ <br> Nominal Resistor Tolerance ${ }^{3}$ Resistance Temperature Coefficient Wiper Resistance | R-DNL <br> R-INL <br> $\Delta R_{A B}$ <br> $\left(\Delta R_{A B} / R_{A B}\right) / \Delta T$ <br> Rws | $\begin{aligned} & \mathrm{R}_{\mathrm{WB},}, \mathrm{~V}_{\mathrm{A}}=\text { no connect } \\ & \mathrm{R}_{\mathrm{W},}, \mathrm{~V}_{\mathrm{A}}=\text { no connect } \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{AB}}=\mathrm{V}_{\mathrm{DD}}, \text { wiper }=\text { no connect } \\ & \text { Code }=0 \times 00, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -2 \\ & -14 \\ & -20 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 2 \\ & \\ & 35 \\ & 160 \end{aligned}$ | $\begin{aligned} & +2 \\ & +14 \\ & +55 \\ & \\ & 200 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \% \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \Omega \end{aligned}$ |
| DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE ${ }^{4}$ <br> Differential Nonlinearity ${ }^{5}$ <br> Integral Nonlinearity ${ }^{5}$ <br> Voltage Divider Temperature Coefficient Full-Scale Error Zero-Scale Error | DNL <br> INL <br> $\left(\Delta \mathrm{V}_{\mathrm{w}} / \mathrm{V}_{\mathrm{w}}\right) / \Delta \mathrm{T}$ <br> $V_{\text {wfse }}$ <br> $V_{\text {wZSE }}$ | $\begin{aligned} & \text { Code }=0 \times 80 \\ & \text { Code }=0 \times F F \\ & \text { Code }=0 \times 00 \end{aligned}$ | $\begin{aligned} & -1.5 \\ & -2 \\ & -14 \\ & 0 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.6 \\ & 15 \\ & -5.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & +1.5 \\ & +2 \\ & 0 \\ & 12 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| RESISTOR TERMINALS <br> Voltage Range ${ }^{6}$ <br> Capacitance A, $\mathrm{B}^{7}$ <br> Capacitance $\mathrm{W}^{7}$ <br> Shutdown Supply Current ${ }^{8}$ Common-Mode Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{B}}, \mathrm{~V}_{\mathrm{W}} \\ & \mathrm{C}_{\mathrm{A}}, \mathrm{C}_{B} \\ & \mathrm{C}_{\mathrm{W}} \\ & \mathrm{I}_{\mathrm{A} \_\mathrm{SD}} \\ & \mathrm{I}_{\mathrm{CM}} \\ & \hline \end{aligned}$ | $\begin{aligned} & f=1 \mathrm{MHz} \text {, measured to } \mathrm{GND}, \\ & \mathrm{code}=0 \times 80 \\ & \mathrm{f}=1 \mathrm{MHz} \text {, measured to GND, } \\ & \text { code }=0 \times 80 \\ & \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{DD}} / 2 \end{aligned}$ | GND | 45 <br> 60 <br> 0.01 <br> 1 | $V_{\text {DD }}$ | V <br> pF <br> pF <br> $\mu \mathrm{A}$ <br> nA |
| DIGITAL INPUTS Input Logic High Input Logic Low Input Logic High Input Logic Low Input Current Input Capacitance ${ }^{7}$ | $\mathrm{V}_{\mathrm{IH}}$ <br> VIL <br> $\mathrm{V}_{\mathrm{H}}$ <br> VIL <br> IIL <br> CII | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ | 2.4 2.1 | 5 | $\begin{aligned} & 0.8 \\ & 0.6 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \\ & \hline \end{aligned}$ |
| POWER SUPPLIES <br> Power Supply Range <br> Supply Current <br> Power Dissipation ${ }^{9}$ <br> Power Supply Sensitivity | Vddrange IdD PDISS PSS | $\begin{aligned} & \mathrm{V}_{\mathrm{HH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{H}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{L}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \text { code }=\text { midscale } \end{aligned}$ | 2.7 | $3.5$ $\pm 0.02$ | $\begin{aligned} & 5.5 \\ & 6 \\ & 30 \\ & \pm 0.08 \end{aligned}$ | V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{W}$ <br> \%/\% |
| DYNAMIC CHARACTERISTICS ${ }^{10}$ <br> Bandwidth, -3 dB <br> Total Harmonic Distortion <br> $\mathrm{V}_{\mathrm{w}}$ Settling Time <br> Resistor Noise Voltage Density | BW <br> THDw <br> ts <br> en_wb | $\begin{aligned} & \text { Code }=0 \times 80 \\ & V_{A}=1 \mathrm{Vrms}, V_{B}=0 \mathrm{~V}, f=1 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{A}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \pm 1 \mathrm{LSB} \text { error band } \\ & R_{w B}=1.25 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{S}}=0 \end{aligned}$ |  | $\begin{aligned} & 4.8 \\ & 0.1 \\ & 1 \\ & 3.2 \end{aligned}$ |  | MHz <br> \% <br> $\mu \mathrm{s}$ <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |

[^0]
## ELECTRICAL CHARACTERISTICS: $\mathbf{1 0} \mathbf{k \Omega} \mathbf{5 0} \mathbf{5 0} \boldsymbol{k}$, AND $\mathbf{1 0 0} \mathbf{k} \boldsymbol{\Omega}$ VERSIONS

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, or $3 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<125^{\circ} \mathrm{C}$; unless otherwise noted.
Table 2.

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS—RHEOSTAT MODE <br> Resistor Differential Nonlinearity ${ }^{2}$ <br> Resistor Integral Nonlinearity ${ }^{2}$ <br> Nominal Resistor Tolerance ${ }^{3}$ <br> Resistance Temperature Coefficient <br> Wiper Resistance | R-DNL <br> R-INL <br> $\Delta \mathrm{R}_{\mathrm{AB}}$ <br> $\left(\Delta R_{A B} / R_{A B}\right) / \Delta T$ <br> Rwb | RwB, $V_{A}=$ no connect <br> Rwb, $\mathrm{V}_{\mathrm{A}}=$ no connect <br> $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> $\mathrm{V}_{\mathrm{AB}}=\mathrm{V}_{\mathrm{DD}}$, wiper $=$ no connect <br> Code $=0 \times 00, V_{D D}=5 \mathrm{~V}$ | $\begin{aligned} & -1 \\ & -2.5 \\ & -20 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.25 \\ & \\ & 35 \\ & 160 \end{aligned}$ | $\begin{aligned} & +1 \\ & +2.5 \\ & +20 \\ & \\ & 200 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \% \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \Omega \\ & \hline \end{aligned}$ |
| DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE ${ }^{4}$ <br> Differential Nonlinearity ${ }^{5}$ <br> Integral Nonlinearity ${ }^{5}$ <br> Voltage Divider Temperature Coefficient Full-Scale Error Zero-Scale Error | DNL <br> INL <br> $\left(\Delta \mathrm{V}_{\mathrm{w}} / \mathrm{V}_{\mathrm{w}}\right) / \Delta \mathrm{T}$ <br> $\mathrm{V}_{\text {wfse }}$ <br> $V_{\text {wZSE }}$ | $\begin{aligned} & \text { Code }=0 \times 80 \\ & \text { Code }=0 \times F F \\ & \text { Code }=0 \times 00 \end{aligned}$ | $\begin{aligned} & -1 \\ & -1 \\ & -2.5 \\ & 0 \end{aligned}$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.3 \\ & 15 \\ & -1 \\ & 1 \end{aligned}$ | $\begin{aligned} & +1 \\ & +1 \\ & 0 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| RESISTOR TERMINALS <br> Voltage Range ${ }^{6}$ <br> Capacitance A, $\mathrm{B}^{7}$ <br> Capacitance $\mathrm{W}^{7}$ <br> Shutdown Supply Current ${ }^{8}$ <br> Common-Mode Leakage | $\begin{aligned} & V_{A}, V_{B}, V_{W} \\ & C_{A}, C_{B} \\ & C_{W} \\ & I_{A_{S S D}} \\ & I_{C M} \\ & \hline \end{aligned}$ | $\begin{aligned} & f=1 \mathrm{MHz} \text {, measured to GND, } \\ & \text { code }=0 \times 80 \\ & f=1 \mathrm{MHz} \text {, measured to } G N D \text {, } \\ & \text { code }=0 \times 80 \\ & V_{D D}=5.5 \mathrm{~V} \\ & V_{A}=V_{B}=V_{D D} / 2 \end{aligned}$ | GND | 45 <br> 60 <br> 0.01 <br> 1 | $V_{\text {DD }}$ | V <br> pF <br> pF <br> $\mu \mathrm{A}$ <br> nA |
| DIGITAL INPUTS Input Logic High Input Logic Low Input Logic High Input Logic Low Input Current Input Capacitance | $\begin{aligned} & \mathrm{V}_{\mathrm{H}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{HH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{IL}} \\ & \mathrm{C}_{\mathrm{I}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathbb{I}}=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ | 2.4 2.1 | 5 | $\begin{aligned} & 0.8 \\ & 0.6 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| POWER SUPPLIES <br> Power Supply Range <br> Supply Current <br> Power Dissipation <br> Power Supply Sensitivity | Vddrange <br> ldD <br> PDISS <br> PSS | $\begin{aligned} & \mathrm{V}_{\mathrm{HH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{LI}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{HH}}=5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{LI}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \text { code }=\text { midscale } \end{aligned}$ | 2.7 | $3.5$ $\pm 0.02$ | $\begin{aligned} & 5.5 \\ & 6 \\ & 30 \\ & \pm 0.08 \end{aligned}$ | V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{W}$ <br> \%/\% |
| DYNAMIC CHARACTERISTICS <br> Bandwidth, -3 dB <br> Total Harmonic Distortion <br> $\mathrm{V}_{\mathrm{w}}$ Settling Time Resistor Noise Voltage Density | BW THDw ts $\mathrm{e}_{\mathrm{N}, \mathrm{wb}}$ | $\begin{aligned} & R_{A B}=10 \mathrm{k} \Omega / 50 \mathrm{k} \Omega / 100 \mathrm{k} \Omega, \text { code }=0 \times 80 \\ & \mathrm{~V}_{A}=1 \mathrm{Vrms}, \mathrm{~V}_{B}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}, \\ & R_{A B}=10 \mathrm{k} \Omega \\ & \mathrm{~V}_{A}=5 \mathrm{~V}, \mathrm{~V}_{B}=0 \mathrm{~V}, \pm 1 \mathrm{LSB} \text { error band } \\ & R_{W B}=5 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{S}}=0 \end{aligned}$ |  | $\begin{aligned} & 600 / 100 / 40 \\ & 0.1 \\ & 2 \\ & 9 \end{aligned}$ |  | kHz <br> \% <br> $\mu \mathrm{s}$ $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |

${ }^{1}$ Typical specifications represent average readings at $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$.
${ }^{2}$ Resistor position nonlinearity error, $\mathrm{R}-\mathrm{INL}$, is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper
positions. R-DNL measures the relative step change from the ideal between successive tap positions. Parts are guaranteed monotonic.
${ }^{3} \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}$, wiper $\left(\mathrm{V}_{\mathrm{W}}\right)=$ no connect.
${ }^{4}$ Specifications apply to all VRs.
${ }^{5} \mathrm{INL}$ and DNL are measured at $\mathrm{V}_{\mathrm{W}}$ with the RDAC configured as a potentiometer divider similar to a voltage output $D A C . V_{A}=V_{D D}$ and $V_{B}=0 \mathrm{~V}$.
DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
${ }^{6}$ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.
${ }^{7}$ Guaranteed by design, but not subject to production test.
${ }^{8}$ Measured at the A terminal. The A terminal is open circuited in shutdown mode.

## TIMING CHARACTERISTICS: ALL VERSIONS

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, or $3 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}} ; \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$; unless otherwise noted.
Table 3.

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1^{2} \mathrm{C}$ INTERFACE TIMING CHARACTERISTICS ${ }^{1}$ |  | After this period, the first clock pulse is generated. |  |  | 400 |  |
| SCL Clock Frequency | $\mathrm{f}_{\text {Scl }}$ |  | 0 |  |  | kHz |
| Bus-Free Time Between Stop and Start, tzuF | $\mathrm{t}_{1}$ |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| Hold Time (Repeated Start), ${ }_{\text {HD; STA }}$ | $\mathrm{t}_{2}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Low Period of SCL Clock, tıow | $\mathrm{t}_{3}$ |  | 1.3 |  | 0.9 | $\mu \mathrm{s}$ |
| High Period of SCL Clock, thigh | $\mathrm{t}_{4}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Setup Time for Repeated Start Condition, $\mathrm{t}_{\text {su;STA }}$ | $\mathrm{t}_{5}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Data Hold Time, thd;DAT ${ }^{2}$ | $\mathrm{t}_{6}$ |  | 100 |  |  | $\mu \mathrm{s}$ |
| Data Setup Time, tsu;at | $\mathrm{t}_{7}$ |  |  |  |  | ns |
| Fall Time of Both SDA and SCL Signals, $\mathrm{t}_{\mathrm{F}}$ | $\mathrm{t}_{8}$ |  |  |  | 300 | ns |
| Rise Time of Both SDA and SCL Signals, $\mathrm{t}_{\mathrm{R}}$ | $\mathrm{t}_{9}$ |  |  |  | 300 | ns |
| Setup Time for Stop Condition, tsu;sto | $\mathrm{t}_{10}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |

[^1]

Figure 3. $1^{2}$ C Interface Detailed Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 4.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3 V to +7 V |
| $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{W}}$ to GND | VDD |
| Terminal Current, Ax to $\mathrm{Bx}, \mathrm{Ax}$ to Wx, Bx to Wx ${ }^{1}$ |  |
| Pulsed | $\pm 20 \mathrm{~mA}$ |
| Continuous | $\pm 5 \mathrm{~mA}$ |
| Digital Inputs and Output Voltage to GND | 0 V to 7 V |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature (Tımax) | $150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |
| Thermal Resistance, $\theta_{\text {JA }}$ for 10 -Lead MSOP ${ }^{2}$ | $230^{\circ} \mathrm{C} / \mathrm{W}$ |

[^2]Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 4. AD5243 Pin Configuration


Figure 5. AD5248 Pin Configuration

Table 5. AD5243 Pin Function Descriptions

| Pin <br> No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | B1 | B1 Terminal. |
| 2 | A1 | A1 Terminal. |
| 3 | W2 | W2 Terminal. |
| 4 | GND | Digital Ground. |
| 5 | VDD | Positive Power Supply. |
| 6 | SCL | Serial Clock Input. Positive-edge |
|  |  | triggered. |
| 7 | SDA | Serial Data Input/Output. |
| 8 | A2 | A2 Terminal. |
| 9 | B2 | B2 Terminal. |
| 10 | W1 | W1 Terminal. |

Table 6. AD5248 Pin Function Descriptions
\(\left.$$
\begin{array}{l|l|l}\hline \begin{array}{l}\text { Pin } \\
\text { No. }\end{array} & \text { Mnemonic } & \text { Description } \\
\hline 1 & \text { B1 } & \text { B1 Terminal. } \\
2 & \text { AD0 } & \begin{array}{l}\text { Programmable Address Bit 0 for Multiple } \\
\text { Package Decoding. } \\
\text { W2 Terminal. }\end{array} \\
3 & \text { W2 } & \text { GND } \\
4 & \text { Digital Ground. } \\
5 & \text { VDD } & \begin{array}{l}\text { Positive Power Supply. } \\
\text { Serial Clock Input. Positive-edge } \\
\text { triggered. }\end{array} \\
7 & \text { SDA } & \begin{array}{l}\text { Serial Data Input/Output. } \\
8\end{array}
$$ <br>
\hline Programmable Address Bit 1 for Multiple <br>

Package Decoding.\end{array}\right\}\)| B2 Terminal. |
| :--- |
| 10 |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. R-INL vs. Code vs. Supply Voltages


Figure 7. R-DNL vs. Code vs. Supply Voltages


Figure 8. INL vs. Code vs. Temperature


Figure 9. DNL vs. Code vs. Temperature


Figure 10. INL vs. Code vs. Supply Voltages


Figure 11. DNL vs. Code vs. Supply Voltages


Figure 12. R-INL vs. Code vs. Temperature


Figure 13. R-DNL vs. Code vs. Temperature


Figure 14. Full-Scale Error vs. Temperature


Figure 15. Zero-Scale Error vs. Temperature


Figure 16. Supply Current vs. Temperature


Figure 17. Rheostat Mode Tempco $\Delta R_{w B} / \Delta T$ vs. Code


Figure 18. Potentiometer Mode Tempco $\Delta V_{w B} / \Delta T$ vs. Code


Figure 19. Gain vs. Frequency vs. Code, $R_{A B}=2.5 \mathrm{k} \Omega$


Figure 20. Gain vs. Frequency vs. Code, $R_{A B}=10 \mathrm{k} \Omega$


Figure 21. Gain vs. Frequency vs. Code, $R_{A B}=50 \mathrm{k} \Omega$


Figure 22. Gain vs. Frequency vs. Code, $R_{A B}=100 \mathrm{k} \Omega$



Figure 23. $-3 d B$ Bandwidth at Code $=0 \times 80$


Figure 24. Supply Current vs. Digital Input Voltage


Figure 25. Digital Feedthrough


Figure 26. Digital Crosstalk


Figure 27. Analog Crosstalk


Figure 28. Midscale Glitch, Code 0x80 to Code 0x7F


Figure 29. Large-Signal Settling Time

## TEST CIRCUITS

Figure 30 through Figure 36 illustrate the test circuits that define the test conditions used in the product specification tables (see Table 1 and Table 2).


Figure 30. Test Circuit for Potentiometer Divider Nonlinearity Error (INL, DNL)


Figure 31. Test Circuit for Resistor Position Nonlinearity Error (Rheostat Operation: R-INL, R-DNL)


Figure 36. Test Circuit for Common-Mode Leakage Current


Figure 34. Test Circuit for Gain vs. Frequency


Figure 35. Test Circuit for Incremental On Resistance


Figure 33. Test Circuit for Power Supply Sensitivity (PSS, PSSR)


## THEORY OF OPERATION

The AD5243/AD5248 are 256-position, digitally controlled variable resistor (VR) devices.

An internal power-on preset places the wiper at midscale during power-on, which simplifies the fault condition recovery at power-up.

## PROGRAMMING THE VARIABLE RESISTOR AND VOLTAGE

## Rheostat Operation

The nominal resistance of the RDAC between Terminal A and Terminal B is available in $2.5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$. The nominal resistance ( $\mathrm{R}_{\mathrm{AB}}$ ) of the VR has 256 contact points accessed by the wiper terminal and the B terminal contact. The 8 -bit data in the RDAC latch is decoded to select one of the 256 possible settings.


Figure 37. Rheostat Mode Configuration
Assuming that a $10 \mathrm{k} \Omega$ part is used, the first connection of the wiper starts at the $B$ terminal for Data 0x00. Because there is a $160 \Omega$ wiper contact resistance, such a connection yields a minimum of $320 \Omega(2 \times 160 \Omega)$ resistance between Terminal W and Terminal B. The second connection is the first tap point, which corresponds to $359 \Omega\left(\mathrm{R}_{\mathrm{WB}}=\mathrm{R}_{A B} / 256+2 \times \mathrm{R}_{\mathrm{W}}=39 \Omega+\right.$ $2 \times 160 \Omega$ ) for Data $0 \times 01$. The third connection is the next tap point, representing $398 \Omega(2 \times 39 \Omega+2 \times 160 \Omega)$ for Data $0 \times 02$, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at $10,281 \Omega$ $\left(\mathrm{R}_{\mathrm{AB}}+2 \times \mathrm{R}_{\mathrm{W}}\right)$.


Figure 38. AD5243 Equivalent RDAC Circuit

The general equation determining the digitally programmed output resistance between W and B is

$$
\begin{equation*}
R_{W B}(D)=\frac{D}{256} \times R_{A B}+2 \times R_{W} \tag{1}
\end{equation*}
$$

where:
$D$ is the decimal equivalent of the binary code loaded in the 8 -bit RDAC register.
$R_{A B}$ is the end-to-end resistance.
$R_{W}$ is the wiper resistance contributed by the on resistance of the internal switch.
In summary, if $R_{A B}$ is $10 \mathrm{k} \Omega$ and the $A$ terminal is open circuited, the following output resistance, $\mathrm{R}_{\mathrm{wB}}$, is set for the indicated RDAC latch codes.

Table 7. Codes and Corresponding $R_{\text {wB }}$ Resistance

| $\mathbf{D}$ (Dec) | $\mathbf{R w B}_{\mathbf{w B}}(\boldsymbol{\Omega})$ | Output State |
| :--- | :--- | :--- |
| 255 | 10,281 | Full scale $\left(\mathrm{R}_{\text {AB }}-1 \mathrm{LSB}+2 \times \mathrm{R}_{\mathrm{w}}\right)$ |
| 128 | 5380 | Midscale |
| 1 | 359 | $1 \mathrm{LSB}+2 \times \mathrm{R}_{\mathrm{w}}$ |
| 0 | 320 | Zero scale (wiper contact resistance) |

Note that in the zero-scale condition, a finite wiper resistance of $320 \Omega$ is present. Care should be taken to limit the current flow between W and B in this state to a maximum pulse current of no more than 20 mA . Otherwise, degradation or possible destruction of the internal switch contact may occur.
Similar to the mechanical potentiometer, the resistance of the RDAC between Wiper W and Terminal A also produces a digitally controlled complementary resistance, $\mathrm{R}_{\text {wA }}$. When these terminals are used, the B terminal can be opened. Setting the resistance value for $\mathrm{Rwa}_{\mathrm{wa}}$ starts at a maximum value of resistance and decreases as the data loaded in the latch increases in value. The general equation for this operation is

$$
\begin{equation*}
R_{W A}(D)=\frac{256-D}{256} \times R_{A B}+2 \times R_{W} \tag{2}
\end{equation*}
$$

When $R_{A B}$ is $10 \mathrm{k} \Omega$ and the $B$ terminal is open circuited, the output resistance, $\mathrm{R}_{\mathrm{WA}}$, is set according to the RDAC latch codes, as listed in Table 8.

Table 8. Codes and Corresponding $R_{W A}$ Resistance

| D (Dec) | R wa $^{(\Omega)} \mathbf{\Omega}$ | Output State |
| :--- | :--- | :--- |
| 255 | 359 | Full scale |
| 128 | 5320 | Midscale |
| 1 | 10,280 | 1 LSB $+2 \times \mathrm{Rw}$ |
| 0 | 10,320 | Zero scale |

Typical device-to-device matching is process-lot dependent and may vary by up to $\pm 30 \%$. Because the resistance element is processed in thin-film technology, the change in $\mathrm{R}_{A B}$ with temperature has a very low temperature coefficient of $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## PROGRAMMING THE POTENTIOMETER DIVIDER

## Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper to $B$ and wiper to $A$, proportional to the input voltage at A to $B$. Unlike the polarity of $V_{D D}$ to GND, which must be positive, voltage across $A$ to $B, W$ to $A$, and $W$ to $B$ can be at either polarity.


Figure 39. Potentiometer Mode Configuration
If ignoring the effect of the wiper resistance for approximation, connecting the A terminal to 5 V and the B terminal to ground produces an output voltage at the wiper to $B$, starting at 0 V up to 1 LSB less than 5 V . Each LSB of voltage is equal to the voltage applied across Terminal A and Terminal B divided by the 256 positions of the potentiometer divider. The general equation defining the output voltage at $\mathrm{V}_{\mathrm{w}}$ with respect to ground for any valid input voltage applied to Terminal A and Terminal B is

$$
\begin{equation*}
V_{W}(D)=\frac{D}{256} V_{A}+\frac{256-D}{256} V_{B} \tag{3}
\end{equation*}
$$

Operation of the digital potentiometer in the divider mode results in more accurate operation over temperature. Unlike in the rheostat mode, the output voltage is dependent mainly on the ratio of the internal resistors, $\mathrm{Rwa}_{\mathrm{wa}}$ and $\mathrm{R}_{\mathrm{wb}}$, not on the absolute values. Therefore, the temperature drift reduces to $15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## ESD PROTECTION

All digital inputs are protected with a series of input resistors and parallel Zener ESD structures, as shown in Figure 40 and Figure 41. This applies to the SDA, SCL, AD0, and AD1 digital input pins (AD5248 only).


Figure 40. ESD Protection of Digital Pins


Figure 41. ESD Protection of Resistor Terminals

## TERMINAL VOLTAGE OPERATING RANGE

The AD5243/AD5248 VDD and GND power supply defines the boundary conditions for proper 3-terminal digital potentiometer operation. Supply signals present on the A, B, and W terminals that exceed $V_{D D}$ or GND are clamped by the internal forwardbiased diodes (see Figure 42).


Figure 42. Maximum Terminal Voltages Set by $V_{D D}$ and GND

## POWER-UP SEQUENCE

Because the ESD protection diodes limit the voltage compliance at the $\mathrm{A}, \mathrm{B}$, and W terminals (see Figure 42), it is important to power $\mathrm{V}_{\mathrm{DD}} / \mathrm{GND}$ before applying voltage to the $\mathrm{A}, \mathrm{B}$, and W terminals; otherwise, the diode is forward-biased such that $V_{D D}$ is powered unintentionally and may affect the rest of the user's circuit. The ideal power-up sequence is in the following order: GND, $\mathrm{V}_{\mathrm{DD}}$, digital inputs, and then $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}$, and $\mathrm{V}_{\mathrm{w}}$. The relative order of powering $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{W}}$, and the digital inputs is not important, as long as they are powered after $V_{D D} / G N D$.

## LAYOUT AND POWER SUPPLY BYPASSING

It is a good practice to employ compact, minimum lead length layout design. The leads to the inputs should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is also good practice to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the device should be bypassed with disc or chip ceramic capacitors of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$. Low ESR $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors should also be applied at the supplies to minimize any transient disturbance and low frequency ripple (see Figure 43). In addition, note that the digital ground should be joined remotely to the analog ground at one point to minimize the ground bounce.


Figure 43. Power Supply Bypassing

## CONSTANT BIAS TO RETAIN RESISTANCE SETTING

For users who desire nonvolatility but cannot justify the additional cost of an EEMEM, the AD5243/AD5248 can be considered low cost alternatives by maintaining a constant bias to retain the wiper setting. The AD5243/AD5248 are designed specifically for low power applications, allowing low power consumption even in battery-operated systems. The graph in Figure 44 demonstrates the power consumption from a $3.4 \mathrm{~V}, 450 \mathrm{mAhr}$ Li-Ion cell phone battery connected to the AD5243/AD5248. The measurement over time shows that the device draws approximately $1.3 \mu \mathrm{~A}$ and consumes negligible power. Over a course of 30 days, the battery is depleted by less than $2 \%$, the majority of which is due to the intrinsic leakage current of the battery itself.


Figure 44. Battery Operating Life Depletion

This demonstrates that constantly biasing the potentiometer can be a practical approach. Most portable devices do not require the removal of batteries for the purpose of charging. Although the resistance setting of the AD5243/AD5248 is lost when the battery needs replacement, such events occur rather infrequently such that this inconvenience is justified by the lower cost and smaller size offered by the AD5243/AD5248. If total power is lost, the user should be provided with a means to adjust the setting accordingly.

## $I^{2} \mathrm{C}$ INTERFACE

## $I^{2} C$ COMPATIBLE, 2-WIRE SERIAL BUS

The 2-wire, $\mathrm{I}^{2} \mathrm{C}$-compatible serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a start condition, which is when a high-to-low transition on the SDA line occurs while SCL is high (see Figure 45). The following byte is the slave address byte, which consists of the slave address followed by an $\mathrm{R} / \overline{\mathrm{W}}$ bit (this bit determines whether data is read from or written to the slave device). The AD5243 has a fixed slave address byte, whereas the AD5248 has two configurable address bits, AD0 and AD1 (see Figure 10).
The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is called the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the $\mathrm{R} / \overline{\mathrm{W}}$ bit is high, the master reads from the slave device. On the other hand, if the $\mathrm{R} / \overline{\mathrm{W}}$ bit is low, the master writes to the slave device.
2. In the write mode, the second byte is the instruction byte. The first bit (MSB) of the instruction byte is the RDAC subaddress select bit. A logic low selects Channel 1 and a logic high selects Channel 2.
The second MSB, SD, is a shutdown bit. A logic high causes an open circuit at Terminal A while shorting the wiper to Terminal B. This operation yields almost $0 \Omega$ in rheostat mode or 0 V in potentiometer mode. It is important to note that the shutdown operation does not disturb the contents of the register. When the AD5243 or AD5248 is brought out of shutdown, the previous setting is applied to the RDAC. In addition, during shutdown, new settings can be programmed. When the part is returned from shutdown, the corresponding VR setting is applied to the RDAC.

The remainder of the bits in the instruction byte are don't care bits (see Figure 10).
After acknowledging the instruction byte, the last byte in write mode is the data byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the

SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 45 and Figure 46).
3. In the read mode, the data byte follows immediately after the acknowledgment of the slave address byte. Data is transmitted over the serial bus in sequences of nine clock pulses (a slight difference with the write mode, where there are eight data bits followed by an acknowledge bit). Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 47 and Figure 48).

Note that the channel of interest is the one that is previously selected in write mode. If users need to read the RDAC values of both channels, they need to program the first channel in write mode and then change to read mode to read the first channel value. After that, the user must return the device to write mode with the second channel selected and read the second channel value in read mode. It is not necessary for users to issue the Frame 3 data byte in write mode for subsequent readback operation. Users should refer to Figure 47 and Figure 48 for the programming format.
4. After all data bits have been read or written, a stop condition is established by the master. A stop condition is defined as a low-to-high transition on the SDA line while SCL is high. In write mode, the master pulls the SDA line high during the $10^{\text {th }}$ clock pulse to establish a stop condition (see Figure 45 and Figure 46). In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master then brings the SDA line low before the $10^{\text {th }}$ clock pulse, which goes high to establish a stop condition (see Figure 47 and Figure 48).

A repeated write function provides the user with the flexibility of updating the RDAC output multiple times after addressing and instructing the part only once. For example, after the RDAC has acknowledged its slave address and instruction bytes in write mode, the RDAC output updates on each successive byte. If different instructions are needed, however, the write/read mode must restart with a new slave address, instruction, and data byte. Similarly, a repeated read function of the RDAC is also allowed.

## Write Mode

Table 9. AD5243 Write Mode

| S | 0 | 1 | 0 | 1 | 1 | 1 | 1 | W | A | A0 | SD | X | X | X | X | X | X | A | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Slave address byte |  |  |  |  |  |  |  |  | Instruction byte |  |  |  |  |  |  |  |  | Data byte |  |  |  |  |  |  |  |  |  |

Table 10. AD5248 Write Mode

| S | 0 | 1 | 0 | 1 | 1 | AD1 | ADO | W | A | A0 | SD | X | X | X | X | X | X | A | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Slave address byte |  |  |  |  |  |  |  |  | Instruction byte |  |  |  |  |  |  |  |  | Data byte |  |  |  |  |  |  |  |  |  |

## Read Mode

Table 11. AD5243 Read Mode

| S | 0 | 1 | 0 | 1 | 1 | 1 | 1 | R | A | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Slave address byte |  |  |  |  |  |  |  |  | Data byte |  |  |  |  |  |  |  |  |  |

Table 12. AD5248 Read Mode

| $\mathbf{S}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | AD1 | AD0 | R | A | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | A | P |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Slave address byte |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 13. SDA Bits Descriptions

| Bit | Description |
| :--- | :--- |
| S | Start condition. |
| P | Stop condition. |
| A | Acknowledge. |
| AD0, AD1 | Package pin-programmable address bits. |
| X | Don't care. |
| $\bar{W}$ | Write. |
| R | Read. |
| A0 | RDAC subaddress select bit. |
| SD | Shutdown connects wiper to B terminal and open circuits the A terminal. It does not change the |
| contents of the wiper register. |  |
| D7, D6, D5, D4, D3, D2, D1, D0 | Data bits. |

## I²C CONTROLLER PROGRAMMING

## Write Bit Patterns



Figure 45. Writing to the RDAC Register-AD5243


Figure 46. Writing to the RDAC Register-AD5248

## Read Bit Patterns



Figure 47. Reading Data from a Previously Selected RDAC Register in Write Mode—AD5243


Figure 48. Reading Data from a Previously Selected RDAC Register in Write Mode—AD5248

## Multiple Devices on One Bus (Applies Only to AD5248)

Figure 49 shows four AD5248 devices on the same serial bus. Each has a different slave address because the states of their AD0 and AD1 pins are different. This allows each device on the bus to be written to or read from independently. The master device output bus line drivers are open-drain pull-downs in a fully $\mathrm{I}^{2} \mathrm{C}$-compatible interface.


Figure 49. Multiple AD5248 Devices on One ${ }^{12}$ C Bus

## OUTLINE DIMENSIONS



Figure 50. 10-Lead Mini Small Outline Package [MSOP]
(RM-10)
Dimensions shown in millimeters
ORDERING GUIDE

| Model ${ }^{1,2}$ | $\mathrm{R}_{\text {AB }}$ | Temperature | Package Description | Package Option | Branding |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AD5243BRM2.5 | $2.5 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | DOL |
| AD5243BRM10 | $10 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | DOM |
| AD5243BRM100 | $100 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | DOP |
| AD5243BRMZ2.5 | $2.5 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | D9X |
| AD5243BRMZ2.5-RL7 | $2.5 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | D9X |
| AD5243BRMZ10 | $10 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | DOM |
| AD5243BRMZ10-RL7 | $10 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | DOM |
| AD5243BRMZ50 | $50 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | DON |
| AD5243BRMZ50-RL7 | $50 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | DON |
| AD5243BRMZ100 | $100 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | DOP |
| AD5243BRMZ100-RL7 | $100 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | DOP |
| EVAL-AD5243SDZ |  |  | Evaluation Board |  |  |
| AD5248BRM100 | $100 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | D1J |
| AD5248BRMZ2.5 | $2.5 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | D1F |
| AD5248BRMZ2.5-RL7 | $2.5 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | D1F |
| AD5248BRMZ10 | $10 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | D8Z |
| AD5248BRMZ10-RL7 | $10 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | D8Z |
| AD5248BRMZ50 | $50 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | D90 |
| AD5248BRMZ50-RL7 | $50 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | D90 |
| AD5248BRMZ100 | $100 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | D91 |
| AD5248BRMZ100-RL7 | $100 \mathrm{k} \Omega$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10-Lead MSOP | RM-10 | D91 |

[^3]
## NOTES


[^0]:    ${ }^{1}$ Typical specifications represent average readings at $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$.
    ${ }^{2}$ Resistor position nonlinearity error, $\mathrm{R}-\mathrm{INL}$, is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from the ideal between successive tap positions. Parts are guaranteed monotonic.
    ${ }^{3} \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}$, wiper $\left(\mathrm{V}_{\mathrm{W}}\right)=$ no connect.
    ${ }^{4}$ Specifications apply to all VRs.
    ${ }^{5} \mathrm{INL}$ and DNL are measured at $\mathrm{V}_{w}$ with the RDAC configured as a potentiometer divider similar to a voltage output digital-to-analog converter ( DAC ). $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{D D}$ and $\mathrm{V}_{B}=0 \mathrm{~V}$. DNL specification limits of $\pm 1$ LSB maximum are guaranteed monotonic operating conditions.
    ${ }^{6}$ Resistor Terminal A, Resistor Terminal B, and Resistor Terminal W have no limitations on polarity with respect to each other.
    ${ }^{7}$ Guaranteed by design, but not subject to production test.
    ${ }^{8}$ Measured at the A terminal. The A terminal is open circuited in shutdown mode.
    ${ }^{9}$ PDISs is calculated from (lod $\times \mathrm{V}_{\text {DD }}$ ). CMOS logic level inputs result in minimum power dissipation.
    ${ }^{10}$ All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$.

[^1]:    ${ }^{1}$ See the timing diagrams for the locations of measured values (that is, see Figure 3 and Figure 45 to Figure 48 ).
    ${ }^{2}$ The maximum $t_{H D: D A T}$ must be met only if the device does not stretch the low period ( $t_{\text {Low }}$ ) of the $S C L$ signal.

[^2]:    ${ }^{1}$ The maximum terminal current is bound by the maximum current handling of the switches, the maximum power dissipation of the package, and the maximum applied voltage across any two of the $A, B$, and $W$ terminals at a given resistance.
    ${ }^{2}$ The package power dissipation is $\left(T_{\text {Jmax }}-T_{A}\right) / \theta_{J A}$.

[^3]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
    ${ }^{2}$ The evaluation board is shipped with the $10 \mathrm{k} \Omega \mathrm{R}_{A B}$ resistor option; however, the board is compatible with all available resistor value options.

