

128-Position I²C Compatible Digital Potentiometer

AD5247

FEATURES

128-position

End-to-end resistance 5 kΩ, 10 kΩ, 50 kΩ, 100 kΩ Ultracompact SC70-6 (2 mm \times 2.1 mm) package l^2C° compatible interface Full read/write of wiper register Power-on preset to midscale Single supply 2.7 V to 5.5 V Low temperature coefficient 45 ppm/°C Low power, l_{DD} = 3 μA typical Wide operating temperature –40°C to +125°C

APPLICATIONS

Evaluation board available

Mechanical potentiometer replacement in new designs
Transducer adjustment of pressure, temperature, position,
chemical, and optical sensors
RF amplifier biasing
LCD brightness and contrast adjustment
Automotive electronics adjustment
Gain control and offset adjustment

GENERAL OVERVIEW

The AD5247 provides a compact 2 mm \times 2.1 mm packaged solution for 128-position adjustment applications. This device performs the same electronic adjustment function as a mechanical potentiometer or a variable resistor. Available in four different end-to-end resistance values (5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω), these low temperature coefficient devices are ideal for high accuracy and stability variable resistance adjustments.

The wiper settings are controllable through the I^2C compatible digital interface, which can also be used to read back the present wiper register control word. The resistance between the wiper and either end point of the fixed resistor varies linearly with respect to the digital code transferred into the RDAC¹ latch.

Operating from a 2.7 V to 5.5 V power supply and consuming 3 µA allows for usage in portable battery-operated applications.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

¹ Note: The terms digital potentiometer, VR, and RDAC are used interchangeably in this document.

TABLE OF CONTENTS

Electrical Characteristics—5 k Ω Version	3
Electrical Characteristics— $10~\text{k}\Omega$, $50~\text{k}\Omega$, $100~\text{k}\Omega$ Versions	4
Timing Characteristics $5~k\Omega, 10~k\Omega, 50~k\Omega, 100~k\Omega~Versions$	5
Absolute Maximum Ratings	6
Typical Performance Characteristics	7
Test Circuits	. 1
I ² C Interface1	2
Operation1	.3
Programming the Variable Resistor1	.3
Programming the Potentiometer Divider1	.4
I ² C Compatible 2-Wire Serial Bus1	4

Level Shifting for Bidirectional Interface	15
ESD Protection	15
Terminal Voltage Operating Range	15
Maximum Operating Current	15
Power-Up Sequence	15
Layout and Power Supply Bypassing	16
Constant Bias to Retain Resistance Setting	16
Evaluation Board	16
in Configuration and Function Descriptions	17
utline Dimensions	18
Ordaring Cuida	10

REVISION HISTORY

Revision 0: Initial Version

ELECTRICAL CHARACTERISTICS—5 kΩ VERSION

Table 1. V_{DD} = 5 V ±10% or 3 V ± 10%; V_A = + V_{DD} ; -40°C < T_A < +125°C; unless otherwise noted

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE						
Resistor Differential Nonlinearity ²	R-DNL	R_{WB} , $V_A = No Connect$	-1.5	±0.1	+1.5	LSB
Resistor Integral Nonlinearity ²	R-INL	R_{WB} , $V_A = No Connect$	-4	±0.75	+4	LSB
Nominal Resistor Tolerance ³	ΔR_{AB}		-30		+30	%
Resistance Temperature Coefficient	$\Delta R_{AB}/\Delta T$	$V_A = V_{DD}$, Wiper = No Connect		45		ppm/°C
R _{WB}	R _{WB}	Code = 0x00		75	300	Ω
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE						
Differential Nonlinearity ⁴	DNL		-1	±0.1	+1	LSB
Integral Nonlinearity ⁴	INL		-1	±0.2	+1	LSB
Voltage Divider Temperature Coefficient	$\Delta V_W/\Delta T$	Code = 0x40		15		ppm/°C
Full-Scale Error	V_{WFSE}	Code = 0x7F	-3	-2	0	LSB
Zero-Scale Error	V _{wzse}	Code = 0x00	0	+1	+2	LSB
RESISTOR TERMINALS						
Voltage Range⁵	V _{B, W}		GND		V_{DD}	V
Capacitance ⁶ A	C _A	f = 1 MHz, Measured to GND, Code = 0x40		45		pF
Capacitance ⁶ W	C _w	f = 1 MHz, Measured to GND, Code = 0x40		60		pF
Common-Mode Leakage	I _{CM}	$V_A = V_{DD}/2$		1		nA
DIGITAL INPUTS AND OUTPUTS						
Input Logic High	V _{IH}	$V_{DD} = 5 \text{ V}$	2.4			V
Input Logic Low	V _{IL}	$V_{DD} = 5 \text{ V}$			8.0	V
Input Logic High	V _{IH}	$V_{DD} = 3 V$	2.1			V
Input Logic Low	V _{IL}	$V_{DD} = 3 V$			0.6	V
Input Current	I _{IL}	$V_{IN} = 0 \text{ V or 5 V}$			±1	μΑ
Input Capacitance ⁶	C _{IL}			5		рF
POWER SUPPLIES						
Power Supply Range	V _{DD RANGE}		2.7		5.5	V
Supply Current	I_{DD}	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}$		3	8	μΑ
Power Dissipation ⁷	P _{DISS}	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}, V_{DD} = 5 \text{ V}$			40	μW
Power Supply Sensitivity	PSSR	$V_{DD} = +5 \text{ V} \pm 10\%,$ Code = Midscale		±0.003	±0.05	%/%
DYNAMIC CHARACTERISTICS ^{6, 8}						
Bandwidth –3 dB	BW_5K	$R_{AB} = 5 \text{ k}\Omega$, $Code = 0x40$		1.2		MHz
Total Harmonic Distortion	THDw	$V_A = 1 \text{ V rms}, V_B = 0 \text{ V},$ f = 1 kHz		0.05		%
Vw Settling Time	ts	$V_A = 5 \text{ V}, \pm 1 \text{ LSB Error Band}$		1		μs
Resistor Noise Voltage Density	e _{N WB}	$R_{WB} = 2.5 \text{ k}\Omega, R_S = 0 \Omega$		6		nV/√Hz

¹ Typical specifications represent average readings at 25°C and $V_{DD} = 5 \text{ V}$.

² Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.

 $^{{}^{3}}$ $V_{A} = V_{DD}$, Wiper $(V_{W}) = \text{no connect.}$

⁴ INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. $V_A = V_{DD}$ and $V_B = 0$ V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating conditions.

5 Resistor terminals A and W have no limitations on polarity with respect to each other.

⁶ Guaranteed by design and not subject to production test.

 $^{^{7}}$ P_{DISS} is calculated from (I_{DD} \times V_{DD}). CMOS logic level inputs result in minimum power dissipation.

⁸ All dynamic characteristics use $V_{DD} = 5 \text{ V}$.

ELECTRICAL CHARACTERISTICS—10 k Ω , 50 k Ω , 100 k Ω VERSIONS

Table 2. V_{DD} = 5 V \pm 10% or 3 V \pm 10%; V_A = V_{DD} ; $-40^{\circ}C$ < T_A < $+125^{\circ}C$; unless otherwise noted

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE						
Resistor Differential Nonlinearity ²	R-DNL	R_{WB} , $V_A = No$ Connect	-1	±0.1	+1	LSB
Resistor Integral Nonlinearity ²	R-INL	R_{WB} , $V_A = No$ Connect	-2	±0.25	+2	LSB
Nominal Resistor Tolerance ³	ΔR_{AB}		-20		+20	%
Resistance Temperature Coefficient	$\Delta R_{AB}/\Delta T$	$V_A = V_{DD}$, Wiper = No Connect		45		ppm/°0
RwB	R _{WB}	Code = 0x00		75	300	Ω
DC CHARACTERISTICS—POTENTIOMETER						
DIVIDER MODE						
Differential Nonlinearity ⁴	DNL		-1	±0.1	+1	LSB
Integral Nonlinearity ⁴	INL		-1	±0.2	+1	LSB
Voltage Divider Temperature Coefficient	$\Delta V_W/\Delta T$	Code = 0x40		15		ppm/°0
Full-Scale Error (50 kΩ, 100 kΩ)	V_{WFSE}	Code = 0x7F	-1	-1	0	LSB
Zero-Scale Error (50 k Ω , 100 k Ω)	V_{WZSE}	Code = 0x00	0	+0.4	+1	LSB
Full-Scale Error (10 kΩ)	V_{WFSE}	Code = 0x7F	-2	-0.5	0	LSB
Zero-Scale Error (10 kΩ)	V_{WZSE}	Code = 0x00	0	+0.5	+1	LSB
RESISTOR TERMINALS						
Voltage Range⁵	V _{A, W}		GND		V_{DD}	V
Capacitance ⁶ A	CA	f = 1 MHz, Measured to GND,				_
	_	Code = 0x40		45		pF
Capacitance ⁶ W	Cw	f = 1 MHz, Measured to GND,		60		
Common Mode Leakage	1.	$Code = 0x40$ $V_A = V_{DD}/2$		60 1		pF
Common-Mode Leakage DIGITAL INPUTS AND OUTPUTS	Ісм	$V_A = V_{DD}/2$		Į .		nA
		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	2.4			.,
Input Logic High	V _{IH}	$V_{DD} = 5V$	2.4		0.0	V
Input Logic Low	V _{IL}	$V_{DD} = 5 V$	2.1		8.0	V
Input Logic High	V _{IH}	$V_{DD} = 3 V$	2.1			V
Input Logic Low	V _{IL}	$V_{DD} = 3 V$			0.6	٧.
Input Current	I _{IL}	$V_{IN} = 0 \text{ V or 5 V}$		_	±1	μA
Input Capacitance ⁶	C _{IL}			5		pF
POWER SUPPLIES						l
Power Supply Range	V _{DD RANGE}		2.7	_	5.5	V
Supply Current	I _{DD}	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}$		3	8	μΑ
Power Dissipation ⁷	P _{DISS}	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}, V_{DD} = 5 \text{ V}$			40	μW
Power Supply Sensitivity	PSSR	$V_{DD} = +5 \text{ V} \pm 10\%$, Code = Midscale		±0.01	±0.02	%/%
DYNAMIC CHARACTERISTICS ^{6,8}						
Bandwidth –3 dB	BW	R_{AB} = 10 kΩ/50 kΩ/100 kΩ, Code = 0x40		600/100/40		kHz
Total Harmonic Distortion	THDw	$V_A = 1 \text{ V rms}, f = 1 \text{ kHz}, R_{AB} = 10 \text{ k}\Omega$		0.05		%
V_W Settling Time (10 kΩ/50 kΩ/100 kΩ)	ts	$V_A = 5 V \pm 1 LSB Error Band$		2		μs
Resistor Noise Voltage Density	e _{N WB}	$R_{WB} = 5 k\Omega, R_S = 0$		9		nV/√Hz

 $^{^1}$ Typical specifications represent average readings at 25°C and V_{DD} = 5 V.

² Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.

 $^{{}^{3}}$ $V_{A} = V_{DD}$, Wiper $(V_{W}) = \text{no connect}$.

 $^{^4}$ INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. $V_A = V_{DD}$ and $V_B = 0$ V. DNL specification limits of ± 1 LSB maximum are guaranteed monotonic operating conditions.

⁵ Resistor terminals A and W have no limitations on polarity with respect to each other.

⁶ Guaranteed by design and not subject to production test.

 $^{^{7}}$ P_{DISS} is calculated from (I_{DD} \times V_{DD}). CMOS logic level inputs result in minimum power dissipation.

 $^{^{8}}$ All dynamic characteristics use $V_{\text{DD}} = 5 \text{ V}.$

TIMING CHARACTERISTICS—5 k Ω , 10 k Ω , 50 k Ω , 100 k Ω VERSIONS Table 3. V_{DD} = 5 V ± 10% or 3 V ± 10%; V_A = V_{DD} ; -40°C < T_A < +125°C; unless otherwise noted

Parameter	Symbol	Conditions	Min	Typ ¹	Max	Unit
I ² C INTERFACE TIMING CHARACTERISTICS ^{2, 3}						
(Specifications Apply to All Parts)						
SCL Clock Frequency	f_{SCL}				400	kHz
t _{BUF} Bus Free Time between STOP and START	t ₁		1.3			μs
t _{HD;STA} Hold Time (Repeated START)	t ₂	After this period, the first clock pulse is				
		generated.	0.6			μs
t _{LOW} Low Period of SCL Clock	t ₃		1.3			μs
t _{HIGH} High Period of SCL Clock	t ₄		0.6		50	μs
t _{SU;STA} Setup Time for Repeated START Condition	t ₅		0.6			μs
t _{HD;DAT} Data Hold Time	t ₆				0.9	μs
t _{SU;DAT} Data Setup Time	t ₇		100			ns
t _F Fall Time of Both SDA and SCL Signals	t ₈				300	ns
t _R Rise Time of Both SDA and SCL Signals	t ₉				300	ns
t _{SU;STO} Setup Time for STOP Condition	t ₁₀		0.6			μs

 $^{^1}$ Typical specifications represent average readings at 25°C and V_{DD} = 5 V.

Guaranteed by design and not subject to production test.
 See timing diagrams (Figure 31, Figure 32, Figure 33) for locations of measured values.

ABSOLUTE MAXIMUM RATINGS

Table 4. T_A = 25°C, unless otherwise noted¹

Tuble II IA 20 C, ullicos other wise noted	
Parameter	Value
V _{DD} to GND	−0.3 V to +7 V
V_A , V_W to GND	V_{DD}
Terminal Current, Ax-Bx, Ax-Wx, Bx-Wx	
Pulsed ²	±20 mA
Continuous	±5 mA
Digital Inputs and Output Voltage to GND	$0 \text{ V to V}_{DD} + 0.3 \text{ V}$
Operating Temperature Range	-40°C to +125°C
Maximum Junction Temperature (T _{JMAX})	150°C
Storage Temperature	−65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C
Thermal Resistance ³ θ _{JA} : SC70-6	340°C/W

¹ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



² Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given registrate.

³ Package power dissipation = $(T_{JMAX} - T_A)/\theta_{JA}$.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 2. R-INL vs. Code vs. Supply Voltages




Figure 3. R-DNL vs. Code vs. Supply Voltages




Figure 4. INL vs. Code vs. Temperature




Figure 5. DNL vs. Code vs. Temperature




Figure 6. INL vs. Code vs. Supply Voltages




Figure 7. DNL vs. Code vs. Supply Voltages




Figure 8. R-INL vs. Code vs. Temperature




Figure 9. R-DNL vs. Code vs. Temperature




Figure 10. Full-Scale Error vs. Temperature




Figure 11. Zero-Scale Error vs. Temperature




Figure 12. Supply Current vs. Temperature




Figure 13. Rheostat Mode Tempco ΔR_{WB}/ΔT vs. Code




Figure 14. Potentiometer Mode Tempco ΔV_{WB}/ΔT vs. Code




Figure 15. Gain vs. Frequency vs. Code, $R_{AB} = 5 k\Omega$




Figure 16. Gain vs. Frequency vs. Code, $R_{AB} = 10 \text{ k}\Omega$




Figure 17. Gain vs. Frequency vs. Code, $R_{AB} = 50 \text{ k}\Omega$




Figure 18. Gain vs. Frequency vs. Code, $R_{AB} = 100 \text{ k}\Omega$




Figure 19. -3 dB Bandwidth @ Code = 0x80




Figure 20. IDD vs. Frequency




Figure 21. Wiper Resistance vs. Code vs. V_{DD}




Figure 22. Digital Feedthrough




Figure 23. Midscale Glitch, Code 0x40 to 0x3F




Figure 24. Large Signal Settling Time

TEST CIRCUITS

Figure 25 to Figure 30 define the test conditions used in the product Specification tables.




Figure 25. Test Circuit for Potentiometer Divider Nonlinearity Error (INL, DNL)




Figure 26. Test Circuit for Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Figure 27. Test Circuit for Wiper Resistance




Figure 28. Test Circuit for Power Supply Sensitivity (PSS, PSSR)




Figure 29. Test Circuit for Gain vs. Frequency




Figure 30. Test Circuit for Common-Mode Leakage Current

I²C INTERFACE

Table 5. Write Mode

S	0	1	0	1	1	1	0	W	Α	Χ	D6	D5	D4	D3	D2	D1	D0	Α	Р
	Slave Address Byte										Data	Byte							

Table 6. Read Mode

9	S	0	1	0	1	1	1	0	R	Α	0	D6	D5	D4	D3	D2	D1	D0	Α	Р
	Slave Address Byte											Data	Byte							

S = Start Condition. $\overline{W} = Write.$

P = Stop Condition. R = Read.

A = Acknowledge. D6, D5, D4, D3, D2, D1, D0 = Data Bits.

X = Don't Care.




Figure 31. I²C Interface, Detailed Timing Diagram




Figure 32. Writing to the RDAC Register




Figure 33. Reading from the RDAC Register

OPERATION

The AD5247 is a 128-position, digitally controlled variable resistor (VR) device. An internal power-on preset places the wiper at midscale during power-on, which simplifies the default condition recovery at power-up.

PROGRAMMING THE VARIABLE RESISTOR Rheostat Operation

The nominal resistance of the RDAC between terminals A and B is available in 5 k Ω , 10 k Ω , 50 k Ω , and 100 k Ω . The final two or three digits of the part number determine the nominal resistance value, e.g., 10 k Ω = 10, 50 k Ω = 50. The nominal resistance (R_{AB}) of the VR has 128 contact points accessed by the wiper terminal, plus the B terminal contact. The 7-bit data in the RDAC latch is decoded to select one of the 128 possible settings.

Assuming a 10 k Ω part is used, the wiper's first connection starts at the B terminal for data 0x00. Since there is a 50 Ω wiper contact resistance, such a connection yields a minimum of 100 Ω (2 × 50 Ω) resistance between terminals W and B. The second connection is the first tap point, which corresponds to 178 Ω (R_{WB} = R_{AB}/128+ R_W = 78 Ω + 2 × 50 Ω) for data 0x01. The third connection is the next tap point, representing 256 Ω (2 × 78 Ω + 2 × 50 Ω) for data 0x02, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at 10,100 Ω (R_{AB} + 2 × R_W).

Figure 34 shows a simplified diagram of the equivalent RDAC circuit where the last resistor string will not be accessed.




Figure 34. AD5247 Equivalent RDAC Circuit

The general equation determining the digitally programmed output resistance between W and B is

$$RWB(D) = \frac{D}{128} \times RAB + 2 \times RW \tag{1}$$

where D is the decimal equivalent of the binary code loaded in the 7-bit RDAC register, R_{AB} is the end-to-end resistance, and R_W is the wiper resistance contributed by the on resistance of the internal switch. In summary, if $R_{AB} = 10 \text{ k}\Omega$ and the A terminal is open-circuited, the output resistance R_{WB} shown in Table 7 will be set for the indicated RDAC latch codes.

Table 7. Codes and Corresponding R_{WB} Resistance

D (Dec.)	R _{WB} (Ω)	Output State
127	10,100	Full Scale ($R_{AB} + 2 \times R_{W}$)
64	5,100	Midscale
1	178	1 LSB
0	100	Zero Scale (Wiper Contact Resistance)

Note that in the zero-scale condition, a finite resistance of 100 Ω between terminals W and B is present. Care should be taken to limit the current flow between W and B in this state to a maximum pulse current of no more than 20 mA. Otherwise, degradation or possible destruction of the internal switch contact can occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between the wiper W and terminal A also produces a digitally controlled complementary resistance R_{WA} . When these terminals are used, the B terminal can be opened. Setting the resistance value for R_{WA} starts at a maximum value of resistance and decreases as the data loaded in the latch increases in value. The general equation for this operation is

$$RWA(D) = \frac{128 - D}{128} \times RAB + 2 \times RW \tag{2}$$

For $R_{AB} = 10 \text{ k}\Omega$ and the B terminal open circuited, the output resistance R_{WA} shown in Table 8 will be set for the indicated RDAC latch codes.

Table 8. Codes and Corresponding R_{WA} Resistance

D (Dec.)	R _{WA} (Ω)	Output State
127	178	Full Scale
64	5,100	Midscale
1	9,961	1 LSB
0	10,100	Zero Scale

Typical device-to-device matching is process lot dependent and may vary by up to $\pm 30\%$. Since the resistance element is processed in thin film technology, the change in R_{AB} with temperature has a very low 45 ppm/°C temperature coefficient.

PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper-to-B and wiper-to-A proportional to the input voltage at A-to-B. Unlike the polarity of $V_{\rm DD}$ to GND, which must be positive, voltage across A–B, W–A, and W–B can be at either polarity.

If ignoring the effect of the wiper resistance for approximation, connecting the A terminal to 5 V and the B terminal to ground produces an output voltage at the wiper-to-B starting at 0 V up to 1 LSB less than 5 V. Each LSB of voltage is equal to the voltage applied across terminal AB divided by the 128 positions of the potentiometer divider. The general equation defining the output voltage at V_W with respect to ground for any valid input voltage applied to terminals A and B is

$$Vw(D) = \frac{D}{128}V_A \tag{3}$$

For a more accurate calculation, which includes the effect of wiper resistance, V_w , can be found as

$$V_W(D) = \frac{R_{WB}(D)}{R_{AB}} V_A \tag{4}$$

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike in rheostat mode, the output voltage in divider mode is dependent mainly on the ratio of internal resistors R_{WA} and R_{WB} and not the absolute values. Therefore, the temperature drift reduces to 15 ppm/°C.

I²C COMPATIBLE 2-WIRE SERIAL BUS

The first byte of the AD5247 is a slave address byte (see Table 5 and Table 6). It has a 7-bit slave address and a R/W bit. The seven MSBs of the slave address are 0101110 followed by 0 for a write command or 1 to place the device in read mode.

The 2-wire I²C serial bus protocol operates as follows:

The master initiates data transfer by establishing a START condition, which is when a high-to-low transition on the SDA line occurs while SCL is high (see Figure 32). The following byte is the slave address byte, which consists of the 7-bit slave address followed by an R/W bit (this bit determines whether data will be read from or written to the slave device).

The slave whose address corresponds to the transmitted address responds by pulling the SDA line low during the ninth clock pulse (this is termed the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the R/\overline{W} bit is high, the master will read from the slave device. On the other hand, if the R/\overline{W} bit is low, the master will write to the slave device.

- 2. In write mode, after acknowledgement of the slave address byte, the next byte is the data byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Table 5).
- 3. In read mode, after acknowledgment of the slave address byte, data is received over the serial bus in sequences of nine clock pulses (a slight difference from write mode, where eight data bits are followed by an acknowledge bit). Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 33).
- 4. When all data bits have been read or written, a STOP condition is established by the master. A STOP condition is defined as a low-to-high transition on the SDA line while SCL is high. In write mode, the master will pull the SDA line high during the tenth clock pulse to establish a STOP condition (see Figure 32). In read mode, the master will issue a No Acknowledge for the ninth clock pulse (i.e., the SDA line remains high). The master will then bring the SDA line low before the tenth clock pulse, which goes high to establish a STOP condition (see Figure 33).

A repeated write function gives the user flexibility to update the RDAC output a number of times after addressing the part only once. For example, after the RDAC has acknowledged its slave address in the write mode, the RDAC output will update on each successive byte. If different instructions are needed, the write/read mode has to start again with a new slave address and data byte. Similarly, a repeated read function of the RDAC is also allowed.

LEVEL SHIFTING FOR BIDIRECTIONAL INTERFACE

While most legacy systems may be operated at one voltage, a new component may be optimized at another. When two systems operate the same signal at two different voltages, proper level shifting is needed. For instance, one can use a 3.3 V E²PROM to interface with a 5 V digital potentiometer. A level shifting scheme is needed to enable a bidirectional communication so that the setting of the digital potentiometer can be stored to and retrieved from the E²PROM. Figure 35 shows one of the implementations. M1 and M2 can be any N channel signal FETs, or if V_{DD} falls below 2.5 V, M1 and M2 can be low threshold FETs such as the FDV301N.




Figure 35. Level Shifting for Operation at Different Potentials

ESD PROTECTION

All digital inputs are protected with a series input resistor and parallel Zener ESD structures shown in Figure 36 and Figure 37. This applies to the digital input pins SDA and SCL.




Figure 36. ESD Protection of Digital Pins




Figure 37. ESD Protection of Resistor Terminals

TERMINAL VOLTAGE OPERATING RANGE

The AD5247 $V_{\rm DD}$ and GND power supply defines the boundary conditions for proper 3-terminal digital potentiometer operation. Supply signals present on terminals A and W that exceed $V_{\rm DD}$ or GND will be clamped by the internal forward biased diodes (see Figure 38).




Figure 38. Maximum Terminal Voltages Set by VDD and GND

MAXIMUM OPERATING CURRENT

At low code values, the user should be aware that due to low resistance values, the current through the RDAC may exceed the 5 mA limit. In Figure 39, a 5 V supply is placed on the wiper, and the current through terminals W and B is plotted with respect to code. A line is also drawn denoting the 5 mA current limit. Note that at low code values (particularly for the 5 k Ω and 10 k Ω options), the current level increases significantly. Care should be taken to limit the current flow between W and B in this state to a maximum continuous current of 5 mA and a maximum pulse current of no more than 20 mA. Otherwise, degradation or possible destruction of the internal switch contacts can occur.




Figure 39. Maximum Operating Current

POWER-UP SEQUENCE

Since the ESD protection diodes limit the voltage compliance at terminals A and W (see Figure 38), it is important to power $V_{\rm DD}/{\rm GND}$ before applying any voltage to terminals A and W; otherwise, the diode will be forward biased such that $V_{\rm DD}$ will be powered unintentionally and may affect the rest of the user's circuit. The ideal power-up sequence is in the following order: GND, $V_{\rm DD}$, digital inputs, and then $V_{\rm A}/V_{\rm W}$. The relative order of powering $V_{\rm A}$ and $V_{\rm W}$ and the digital inputs is not important as long as they are powered after $V_{\rm DD}/{\rm GND}$.

LAYOUT AND POWER SUPPLY BYPASSING

It is a good practice to employ a compact, minimum lead-length layout design. The leads to the inputs should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is a good practice to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the device should be bypassed with 0.01 μF to 0.1 μF disc or chip ceramic capacitors. Low ESR 1 μF to 10 μF tantalum or electrolytic capacitors should also be applied at the supplies to minimize any transient disturbance and low frequency ripple (see Figure 40). Note that the digital ground should also be joined remotely to the analog ground at one point to minimize the ground bounce.




Figure 40. Power Supply Bypassing

CONSTANT BIAS TO RETAIN RESISTANCE SETTING

For users who desire nonvolatility but cannot justify the additional cost for the EEMEM, the AD5247 may be considered as a low cost alternative by maintaining a constant bias to retain the wiper setting. The AD5247 was designed specifically with low power in mind, which allows low power consumption even in battery-operated systems. The graph in Figure 41 demonstrates the power consumption from a 3.4 V 450 mAhr Li-ion cell phone battery, which is connected to the AD5247. The measurement over time shows that the device draws approximately 1.3 μA and consumes negligible power. Over a course of 30 days, the battery was depleted by less than 2%, the majority of which is due to the intrinsic leakage current of the battery itself.




Figure 41. Battery Operating Life Depletion

This demonstrates that constantly biasing the pot is not an impractical approach. Most portable devices do not require the removal of batteries for the purpose of charging. Although the resistance setting of the AD5247 will be lost when the battery needs replacement, such events occur rather infrequently such that this inconvenience is justified by the lower cost and smaller size offered by the AD5247. If and when total power is lost, the user should be provided with a means to adjust the setting accordingly.

EVALUATION BOARD

An evaluation board, along with all necessary software, is available to program the AD5247 from any PC running Windows* 98, Windows 2000*, or Windows XP*. The graphical user interface, as shown in Figure 42, is straightforward and easy to use. More detailed information is available in the user manual, which comes with the board.




Figure 42. AD5247 Evaluation Board Software

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS





Figure 43. Pin Configuration (6-Lead SC70)

Table 9. AD5247 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V_{DD}	Positive Power Supply.
2	GND	Digital Ground and B Termination Voltage.
3	SCL	Serial Clock Input. Positive edge triggered.
4	SDA	Serial Data Input/Output.
5	W	W Terminal.
6	Α	A Terminal.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-203AB

Figure 44. 6-Lead Thin Shrink Small Outline Transistor [SC70] (KS-6) Dimensions shown in millimeters

ORDERING GUIDE

Model	R _{AB} (kΩ)	Temperature Range	Package Description	Package Option	Branding
AD5247BKS5-R2	5	-40°C to +125°C	6-lead SC70	KS-6	D1E
AD5247BKS5-RL7	5	-40°C to +125°C	6-lead SC70	KS-6	D1E
AD5247BKS10-R2	10	-40°C to +125°C	6-lead SC70	KS-6	D19
AD5247BKS10-RL7	10	-40°C to +125°C	6-lead SC70	KS-6	D19
AD5247BKS50-R2	50	-40°C to +125°C	6-lead SC70	KS-6	D18
AD5247BKS50-RL7	50	-40°C to +125°C	6-lead SC70	KS-6	D18
AD5247BKS100-R2	100	-40°C to +125°C	6-lead SC70	KS-6	D17
AD5247BKS100-RL7	100	-40°C to +125°C	6-lead SC70	KS-6	D17
AD5247EVAL	See Note 1		Evaluation Board		

 $^{^{1}}$ The evaluation board is shipped with the 10 k Ω R_{AB} resistor option; however, the board is compatible with all available resistor value options.

NOTES

AD5247					
--------	--	--	--	--	--

NOTES

Purchase of licensed I^2C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I^2C Patent Rights to use these components in an I^2C system, provided that the system conforms to the I^2C Standard Specification as defined by Philips.

Rev. 0 | Page 20 of 20