## Low Power Mixer/Limiter/RSSI 3 V Receiver IF Subsystem

## FEATURES

## Mixer

-15 dBm, 1 dB compression point
-5 dBm IP3
24 dB conversion gain
>500 MHz input bandwidth
Logarithmic/limiting amplifier 80 dB RSSI range
$\pm 3^{\circ}$ phase stability over 80 dB range
Low power
21 mW at 3 V power consumption CMOS-compatible power-down to $\mathbf{3 0 0} \mu \mathrm{W}$ typical 200 ns enable/disable time

## APPLICATIONS

PHS, GSM, TDMA, FM, or PM receivers
Battery-powered instrumentation
Base station RSSI measurements

## GENERAL DESCRIPTION

The AD608 provides a low power, low distortion, low noise mixer as well as a complete, monolithic logarithmic/limiting amplifier that uses a successive-detection technique. In addition, the AD608 provides both a high speed received signal strength indicator (RSSI) output with 80 dB dynamic range and a hard-limited output. The RSSI output is from a two-pole postdemodulation low-pass filter and provides a loadable output voltage of 0.2 V to 1.8 V. The AD608 operates from a single 2.7 V to 5.5 V supply at a typical power level of 21 mW at 3 V .

The RF and local oscillator (LO) bandwidths both exceed 500 MHz . In a typical IF application, the AD608 can accept the output of a 240 MHz surface acoustic wave (SAW) filter and downconvert it to a nominal 10.7 MHz IF with a conversion gain of $24 \mathrm{~dB}\left(\mathrm{Z}_{\mathrm{IF}}=165 \Omega\right)$. The AD608 logarithmic/limiting amplifier section handles any IF from low frequency (LF) up to 30 MHz .

The mixer is a doubly balanced gilbert-cell mixer and operates linearly for RF inputs spanning -95 dBm to -15 dBm . It has a nominal -5 dBm third-order intercept. An on-board LO preamplifier requires only -16 dBm of LO drive. The current output of the mixer drives a reverse-terminated, industry-standard $10.7 \mathrm{MHz}, 330 \Omega$ filter.

The nominal logarithmic scaling is such that the output is +0.2 V for a sinusoidal input to the IF amplifier of -75 dBm and +1.8 V at an input of +5 dBm ; over this range, the logarithmic conformance is typically $\pm 1 \mathrm{~dB}$. The logarithmic slope is proportional to the supply voltage. A feedback loop automatically nulls the input offset of the first stage down to the submicrovolt level.
The AD608 limiter output provides a hard-limited signal output at 400 mV p-p. The voltage gain of the limiting amplifier to this output is more than 100 dB . Transition times are 11 ns and the phase is stable to within $\pm 3^{\circ}$ at 10.7 MHz for signals from -75 dBm to +5 dBm .

The AD608 is enabled by a CMOS logic-level voltage input, with a response time of 200 ns . When disabled, the standby power is reduced to $300 \mu \mathrm{~W}$ within 400 ns .
The AD608 is specified for the industrial temperature range of $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for 2.7 V to 5.5 V supplies and $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for 3.0 V to 5.5 V supplies. This device comes in a 16 -lead plastic SOIC.


Rev. C
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com Fax: 781.461.3113 ©1996-2009 Analog Devices, Inc. All rights reserved.

## TABLE OF CONTENTS

Features ..... 1
Applications .....  1
General Description ..... 1
Functional Block Diagram ..... 1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings ..... 4
Thermal Resistance ..... 4
ESD Caution ..... 4
Pin Configuration and Function Descriptions. .....  5
Typical Performance Characteristics .....
Test Circuits. ..... 8
Theory of Operation ..... 9
REVISION HISTORY
2/09—Rev. B to Rev. C
Updated Format ..... Universal
Reorganized Layout Universal
Change to General Description Section ..... 1
Changes to DC Level Parameter, Operating Range Parameter,and $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$ Parameter, Table 1 3
Added Typical Performance Characteristics Heading ..... 6
Added Test Circuits Heading ..... 8
Changes to Figure 17 and Figure 19 .....  8
Change to Figure 22 ..... 9
Changes to Table 5 ..... 9
Updated Outline Dimensions ..... 13
Changes to Ordering Guide ..... 13
Mixer .....  9
Mixer Gain .....  9
IF Filter Terminations ..... 10
The Logarithmic IF Amplifier ..... 10
Offset Feedback Loop ..... 10
RSSI Output ..... 11
Digitizing the RSSI ..... 11
Power Consumption ..... 11
Troubleshooting ..... 11
Applications Information ..... 12
Outline Dimensions ..... 13
Ordering Guide ..... 13

## SPECIFICATIONS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, supply $=3 \mathrm{~V}, \mathrm{dBm}$ is referred to $50 \Omega$, unless otherwise noted.
Table 1.

| Parameter | Conditions ${ }^{1}$ | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MIXER PERFORMANCE <br> RF and LO Frequency Range LO Power Conversion Gain Noise Figure 1 dB Compression Point Third-Order Intercept Input Resistance Input Capacitance | Input terminated in $50 \Omega$ <br> Driving doubly terminated $330 \Omega$ IF filter, $Z_{\text {IF }}=165 \Omega$ <br> Matched input, $\mathrm{f}_{\mathrm{RF}}=100 \mathrm{MHz}$ <br> Matched input, $\mathrm{f}_{\mathrm{RF}}=240 \mathrm{MHz}$ <br> Input terminated in $50 \Omega$ <br> $\mathrm{f}_{\mathrm{RF}}=240 \mathrm{MHz}$ and $240.02 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=229.3 \mathrm{MHz}$ <br> $\mathrm{f}_{\mathrm{FF}}=100 \mathrm{MHz}$ (see Table 5) <br> $\mathrm{f}_{\mathrm{RF}}=100 \mathrm{MHz}$ (see Table 5) | 19 | $\begin{aligned} & 500 \\ & -16 \\ & 24 \\ & 11 \\ & 16 \\ & -15 \\ & -5 \\ & 1.9 \\ & 3 \end{aligned}$ | 28 | MHz <br> dBm <br> dB <br> dB <br> dB <br> dBm <br> dBm <br> k $\Omega$ <br> pF |
| LIMITER PERFORMANCE <br> Gain <br> Limiting Threshold <br> Input Resistance <br> Input Capacitance <br> Phase Variation <br> DC Level <br> Output Level <br> Rise and Fall Times <br> Output Impedance | Full temperature and supply range $3^{\circ} \mathrm{rms}$ phase jitter at 10.7 MHz 280 kHz IF bandwidth <br> -75 dBm to +5 dBm IF input signal at 10.7 MHz Center of output swing (VPOS - 1 V ) Limiter output driving $5 \mathrm{k} \Omega$ load Driving a 5 pF load |  | $\begin{aligned} & 110 \\ & -75 \\ & 10 \\ & 3 \\ & \pm 3 \\ & 2 \\ & 400 \\ & 11 \\ & 200 \\ & \hline \end{aligned}$ |  | dB <br> dBm <br> k $\Omega$ <br> pF <br> Degrees <br> V <br> mV p-p <br> ns <br> $\Omega$ |
| RSSI PERFORMANCE <br> Nominal Slope <br> Nominal Intercept Minimum RSSI Voltage Maximum RSSI Voltage RSSI Voltage Intercept Logarithmic Linearity Error RSSI Response Time Output Impedance | At 10.7 MHz <br> At VPOS $=3 \mathrm{~V}$; proportional to VPOS <br> -75 dBm input signal <br> +5 dBm input signal <br> 0 dBm input signal <br> -75 dBm to +5 dBm input signal at IFHI <br> $90 \%$ RF to $50 \%$ RSSI <br> At midscale | $17.27$ $1.57$ | $\begin{aligned} & 20 \\ & -85 \\ & 0.2 \\ & 1.8 \\ & \\ & \pm 1 \\ & 200 \\ & 250 \\ & \hline \end{aligned}$ | $\begin{aligned} & 23.27 \\ & \\ & 1.82 \end{aligned}$ | $\mathrm{mV} / \mathrm{dB}$ <br> dBm <br> V <br> V <br> V <br> dB <br> ns <br> $\Omega$ |
| POWER-DOWN INTERFACE <br> Logic Threshold <br> Input Current <br> Power-Up Response Time <br> Power-Down Response Time <br> Power-Down Current | System active on logic high <br> For logic high <br> Active limiter output <br> To $200 \mu \mathrm{~A}$ supply current |  | $\begin{aligned} & 1.5 \\ & 75 \\ & 200 \\ & 400 \\ & 100 \end{aligned}$ |  | V <br> mA <br> ns <br> ns <br> $\mu \mathrm{A}$ |
| POWER SUPPLY Operating Range Powered Up Current | $\begin{aligned} & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \text { VPOS }=3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 3.0 \end{aligned}$ |  | $\begin{aligned} & 5.5 \\ & 5.5 \end{aligned}$ | V <br> V <br> mA |
| OPERATING TEMPERATURE <br> $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ | $\begin{aligned} & \mathrm{VPOS}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{VPOS}=3.0 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -25 \\ & -40 \end{aligned}$ |  | $\begin{aligned} & +85 \\ & +85 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

[^0]
## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltages VPS1, VPS2 | +6 V |
| Internal Power Dissipation | 600 mW |
| Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering 60 sec$)$ | $300^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3.

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 16-Lead SOIC | 110 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

| VPS1 1 | AD608 TOP VIEW (Not to Scale) | 16 PRUP |
| :---: | :---: | :---: |
| COM1 2 |  | 15 LMOP |
| LOHI 3 |  | 14 VPS2 |
| COM2 4 |  | 13 FDBK |
| RFHI 5 |  | 12 COM3 |
| RFLO 6 |  | 11 RSSI |
| MXOP 7 |  | 10 IfLO |
| VMID 8 |  | 9 IFHI |

Figure 2. Pin Configuration
Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | VPS1 ${ }^{1}$ | Positive Supply Input |
| 2 | COM1 | Common |
| 3 | LOHI | Local Oscillator Input Connection |
| 4 | COM2 | Common |
| 5 | RFHI | RF Input, Noninverting |
| 6 | RFLO | RF Input, Inverting |
| 7 | MXOP | Mixer Output |
| 8 | VMID | Midpoint Supply Bias Output |
| 9 | IFHI | IF Input, Noninverting |
| 10 | IFLO | IF Input, Inverting |
| 11 | RSSI | Received Signal Strength Indicator Output |
| 12 | COM3 | Output Common |
| 13 | FDBK | Offset-Null Feedback Loop Output |
| 14 | VPS2 | Limiter Positive Supply Input |
| 15 | LMOP | Limiter Output |
| 16 | PRUP | Power-Up |

[^1]
## AD608

TYPICAL PERFORMANCE CHARACTERISTICS


Figure 3. Mixer Conversion Gain vs. RF Frequency


Figure 4. Mixer IF Port Bandwidth


Figure 5. IF RSSI Output vs. Input Power at IFHI and Supply Voltage, Ambient Temperature (See Figure 15)


Figure 6. IF RSSI Output vs. Input Power and Temperature, 3 V Supply (See Figure 15)


Figure 7. RSSI Error vs. Input Power (See Figure 15)



Figure 8. RSSI Power-Up Response (See Figure 19)


Figure 9. RSSI Pulse Response/RSSI Rise Time (See Figure 16)


Figure 10. Limiter Rise and Fall Times (See Figure 20)




Figure 12. Limiter Phase Performance vs. Input Power at IFHI (See Figure 21)


Figure 13. Limiter RMS Jitter Performance vs. Input Power at IFHI
(See Figure 21)

Figure 11. Limiter Power-Up Response Time (See Figure 17)

## AD608

## TEST CIRCUITS



Figure 14. IF Test Board Schematic


Figure 15. Test Circuit for IF RSSI Output vs. Input Power at IFHI and Supply Voltage, Ambient Temperature (Figure 5); IF RSSI Output vs. Input Power and Temperature, 3 V Supply (Figure 6); and RSSI Error vs. Input Power (Figure 7)


Figure 16. Test Circuit for RSSI Pulse Response/RSSI Rise Time (Figure 9)


Figure 17. Test Circuit for Limiter Power-Up Response Time (Figure 11)


Figure 18. Mixer Test Board Schematic


Figure 19. Test Circuit for RSSI Power-Up Response (Figure 8)


Figure 20. Test Circuit for Limiter Rise and Fall Times (Figure 10)


Figure 21. Test Circuit for Limiter Phase Performance vs. Input Power at IFHI (Figure 12) and Limiter RMS Jitter Performance vs. Input Power at IFHI (Figure 13)

## THEORY OF OPERATION

The AD608 consists of a mixer followed by a logarithmic IF strip with RSSI and hard-limited outputs (see Figure 22).

## MIXER

The mixer is a doubly balanced, modified gilbert-cell mixer. Its maximum input level for linear operation is either $\pm 56.2 \mathrm{mV}$, regardless of the impedance across the mixer inputs, or -15 dBm for a $50 \Omega$ input termination. The input impedance of the mixer can be modeled as a simple parallel RC network; the resistance and capacitance values vs. frequency are listed in Table 5. The bandwidth from the RF input to the IF output at the MXOP pin is -1 dB at 30 MHz and then rapidly decreases as frequency increases (see Figure 4).

## MIXER GAIN

The conversion gain of the mixer is the product of its transconductance and the impedance seen at Pin MXOP. For a $330 \Omega$ parallel-terminated filter at 10.7 MHz , the load impedance is $165 \Omega$, the gain is 24 dB , and the output is $15.85 \times 56.2 \mathrm{mV}$ (or $\pm 891 \mathrm{mV})$ centered on the midpoint of the supply voltage. For other load impedances, the expression for the gain in decibels is

$$
G_{d B}=20 \log _{10}\left(0.0961 R_{L}\right)
$$

where:
$G_{d B}$ is the gain in decibels.
$R_{L}$ is the load impedance at Pin MXOP.
The gain of the mixer can be increased or decreased by changing $\mathrm{R}_{\mathrm{L}}$. The limitations on the gain are the $\pm 6 \mathrm{~mA}$ maximum output current at MXOP and the maximum allowable voltage swing at Pin MXOP, which is $\pm 1.0 \mathrm{~V}$ for a 3 V supply or 5 V supply.


Figure 22. Functional Block Diagram

Table 5. Mixer Input Impedance vs. Frequency

| Frequency (MHz) | Resistance ( $\mathbf{\Omega})$ | Capacitance (pF) |
| :--- | :--- | :--- |
| 45 | 2800 | 3.1 |
| 70 | 2600 | 3.1 |
| 100 | 1900 | 3.0 |
| 200 | 1200 | 3.1 |
| 300 | 760 | 3.2 |
| 400 | 520 | 3.4 |
| 500 | 330 | 3.6 |

## AD608

## IF FILTER TERMINATIONS

The AD608 was designed to drive a parallel-terminated 10.7 MHz band-pass filter (BPF) with a $330 \Omega$ impedance. With a $330 \Omega$ parallel-terminated filter, Pin MXOP sees a $165 \Omega$ termination, and the gain is nominally 24 dB . Other filter impedances and gains can be accommodated by either accepting an increase or decrease in gain in proportion to the filter impedance or by keeping the impedance seen by MXOP at a nominal $165 \Omega$ (by using resistive dividers or matching networks). Figure 23 shows a simple resistive voltage divider for matching an assortment of filter impedances, and Table 6 lists component values.

## THE LOGARITHMIC IF AMPLIFIER

The logarithmic IF amplifier consists of five amplifier stages of 16 dB gain each, plus a final limiter. The IF bandwidth is $30 \mathrm{MHz}(-1 \mathrm{~dB})$, and the limiting gain is 110 dB . The phase skew is $\pm 3^{\circ}$ from -75 dBm to +5 dBm (approximately $111 \mu \mathrm{~V}$ p-p to 1.1 V p-p). The limiter output impedance is $200 \Omega$, and the
limiter output drive is $\pm 200 \mathrm{mV}$ ( 400 mV p-p) into a $5 \mathrm{k} \Omega$ load. In the absence of an input signal, the limiter output limits noise fluctuations, producing an output that continues to swing 400 mV p-p, but with random zero crossings.

## OFFSET FEEDBACK LOOP

Because the logarithmic amplifier is dc-coupled and has more than 110 dB of gain from the input to the limiter output, a dc offset at its input of even a few microvolts causes the output to saturate. Therefore, the AD608 uses a low frequency feedback loop to null the input offset. Referring to Figure 23, the loop consists of a current source driven by the limiter, which sends $50 \mu \mathrm{~A}$ current pulses to Pin FDBK. The pulses are low-pass filtered by a $\pi$-network consisting of C1, R4, and C5. The smoothed dc voltage that results is subtracted from the input to the IF amplifier at Pin IFLO. Because this is a high gain amplifier with a feedback loop, care should be taken in layout and component values to prevent oscillation. Recommended values for the common IFs of $450 \mathrm{kHz}, 455 \mathrm{kHz}, 6.5 \mathrm{MHz}$, and 10.7 MHz are listed in Table 6 .


Figure 23. Applications Diagram for Common IFs and Filter Impedances

Table 6. AD608 Filter Termination and Offset-Null Feedback Loop Resistor and Capacitor Values for Common IFs

| IF | Filter Impedance | Filter Termination Resistor Values ${ }^{1}$ for $\mathbf{2 4 ~ d B}$ of Mixer Gain |  |  | Offset-Null <br> Feedback Loop Values |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | R1 | R2 | R3 | R4 | C1 | C5 |
| $450 \mathrm{kHz}^{2}$ | $1500 \Omega$ | $174 \Omega$ | $1330 \Omega$ | $1500 \Omega$ | $1000 \Omega$ | 200 nF | 100 nF |
| 455 kHz | $1500 \Omega$ | $174 \Omega$ | $1330 \Omega$ | $1500 \Omega$ | $1000 \Omega$ | 200 nF | 100 nF |
| 6.5 MHz | $1000 \Omega$ | $178 \Omega$ | $825 \Omega$ | $1000 \Omega$ | $100 \Omega$ | 18 nF | 10 nF |
| 10.7 MHz | $330 \Omega$ | $330 \Omega$ | $0 \Omega$ | $330 \Omega$ | $100 \Omega$ | 18 nF | 10 nF |

[^2]
## RSSI OUTPUT

The logarithmic amplifier uses a successive-detection architecture. Each of the five stages has a full-wave detector; two additional high level detectors are driven by attenuators at the input to the limiting amplifiers, for a total of seven detector stages. Because each detector is a full-wave rectifier, the ripple component in the resulting dc is at twice the IF. The AD608 low-pass filter has a 2 MHz cutoff frequency, which is one decade below the 21.4 MHz ripple that results from a 10.7 MHz IF.

For operation at lower IFs, such as 450 kHz or 455 kHz , the AD608 requires an external low-pass filter with a single pole located at 90 kHz , a decade below the 900 kHz ripple frequency for these IFs. The RSSI range is from the noise level at approximately -80 dBm to overload at +15 dBm and is specified for $\pm 1 \mathrm{~dB}$ accuracy from -75 dBm to +5 dBm . The +15 dBm maximum IF input is provided to accommodate band-pass filters of lower insertion loss than the nominal 4 dB for 10.7 MHz ceramic filters.

## DIGITIZING THE RSSI

In typical cellular radio applications, the RSSI output of the AD608 is digitized by an analog-to-digital converter (ADC). The RSSI output of the AD608 is proportional to the power supply voltage, which not only allows the ADC to use the
supply as a reference, but also causes the RSSI output and the ADC output to track over power supply variations, reducing system errors and component costs.

## POWER CONSUMPTION

The total power supply current of the AD608 is a nominal 7.3 mA . The power is signal dependent, partly because the RSSI output increases (the current is increased by $200 \mu \mathrm{~A}$ at an RSSI output of +1.8 V ), but mostly due to the IF consumption of the band-pass filter when driven to $\pm 891 \mathrm{mV}$, assuming a 4 dB loss in this filter and a peak input of +5 dBm to the log-IF amp. In addition, the power is temperature dependent because the biasing system used in the AD608 is proportional to the absolute temperature (PTAT).

## TROUBLESHOOTING

The most common causes of problems with the AD608 are incorrect component values for the offset feedback loop, poor board layout, and pickup of radio frequency interference (RFI), which all cause the AD608 to lose the low end (typically below -65 dBm ) of its RSSI output and cause the limiter to swing randomly. Both poor board layout and incorrect component values in the offset feedback loop can cause low level oscillations. Pickup of RFI can be caused by improper layout and shielding of the circuit.

## APPLICATIONS INFORMATION

Figure 24 shows the AD608 configured for operation in a digital system at a 10.7 MHz IF. The input and output impedance of the filter are parallel terminated using $330 \Omega$ resistors, and the conversion gain is 24 dB . The RF port is terminated in $50 \Omega$; in a typical application, the input is matched to a SAW filter using the impedance data provided in Table 5.

Figure 25 shows the AD608 configured for narrow-band FM operation at a 450 kHz or 455 kHz with an external discriminator. The IF filter has $1500 \Omega$ input and output impedances-the input is matched via a resistive divider, and the output is terminated in $1500 \Omega$. The discriminator requires a 1 V p-p drive from a $1 \mathrm{k} \Omega$ source impedance, which in Figure 25 is provided by a Class A amplifier with a gain of 2.5.


Figure 24. Application at 10.7 MHz (the Band-Pass Filter Can Be a Toko SK107 or Murata SFE10.7)


Figure 25. Narrow-Band FM Application at 450 kHz or 455 kHz

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AC
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 26. 16-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
(R-16)
Dimensions shown in millimeters and (inches)

## ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD608AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Lead Standard Small Outline Package [SOIC_N] | R-16 |
| AD608AR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Standard Small Outline Package [SOIC_N] | R-16 |
| AD608ARZ $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Standard Small Outline Package [SOIC_N] | R-16 |
| AD608ARZ-RL $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Standard Small Outline Package [SOIC_N] | R-16 |
| EVAL-AD608EBZ $^{1}$ |  | Evaluation Board |  |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

## AD608

NOTES
$\square$
NOTES

## NOTES


[^0]:    ${ }^{1}$ VPOS is used to refer collectively to the VPS1 and VPS2 pins.

[^1]:    ${ }^{1}$ VPOS is used to refer collectively to the VPS1 and VPS2 pins in this data sheet.

[^2]:    ${ }^{1}$ Resistor values were calculated so that $\mathrm{R} 1+\mathrm{R} 2=\mathrm{Z}_{\text {FLITER }}$ and $\mathrm{R} 1 \|\left(\mathrm{R} 2+\mathrm{Z}_{\text {FILTER }}\right)=165 \Omega$.
    ${ }^{2}$ Operation at IFs of 450 kHz and 455 kHz requires use of an external low-pass filter with at least one pole at a cutoff frequency of 90 kHz (a decade below the ripple at 900 kHz ).

