

LC²MOS 8-Bit DAC with Output Amplifiers

AD7224

FEATURES

8-Bit CMOS DAC with Output Amplifiers
Operates with Single or Dual Supplies
Low Total Unadjusted Error:
Less Than 1 LSB Over Temperature
Extended Temperature Range Operation

µP-Compatible with Double Buffered Inputs
Standard 18-Pin DIPs, and 20-Terminal Surface
Mount Package and SOIC Package

GENERAL DESCRIPTION


The AD7224 is a precision 8-bit voltage-output, digital-to-analog converter, with output amplifier and double buffered interface logic on a monolithic CMOS chip. No external trims are required to achieve full specified performance for the part.

The double buffered interface logic consists of two 8-bit registers—an input register and a DAC register. Only the data held in the DAC registers determines the analog output of the converter. The double buffering allows simultaneous update in a system containing multiple AD7224s. Both registers may be made transparent under control of three external lines, $\overline{\text{CS}}$, $\overline{\text{WR}}$ and $\overline{\text{LDAC}}$. With both registers transparent, the $\overline{\text{RESET}}$ line functions like a zero override; a useful function for system calibration cycles. All logic inputs are TTL and CMOS (5 V) level compatible and the control logic is speed compatible with most 8-bit microprocessors.

Specified performance is guaranteed for input reference voltages from +2 V to +12.5 V when using dual supplies. The part is also specified for single supply operation using a reference of +10 V. The output amplifier is capable of developing +10 V across a 2 k Ω load.

The AD7224 is fabricated in an all ion-implanted high speed Linear Compatible CMOS (LC²MOS) process which has been specifically developed to allow high speed digital logic circuits and precision analog circuits to be integrated on the same chip.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- DAC and Amplifier on CMOS Chip
 The single-chip design of the 8-bit DAC and output amplifier is inherently more reliable than multi-chip designs. CMOS fabrication means low power consumption (35 mW typical with single supply).
- Low Total Unadjusted Error
 The fabrication of the AD7224 on Analog Devices Linear
 Compatible CMOS (LC²MOS) process coupled with a novel DAC switch-pair arrangement, enables an excellent total unadjusted error of less than 1 LSB over the full operating temperature range.
- Single or Dual Supply Operation
 The voltage-mode configuration of the AD7224 allows operation from a single power supply rail. The part can also be operated with dual supplies giving enhanced performance for some parameters.
- 4. Versatile Interface Logic
 The high speed logic allows direct interfacing to most microprocessors. Additionally, the double buffered interface enables simultaneous update of the AD7224 in multiple DAC systems. The part also features a zero override function.

REV. B

AD7224-SPECIFICATIONS

DUAL SUPPLY

 $(V_{DD}=11.4~V~to~16.5~V,~V_{SS}=-5~V~\pm~10\%;~AGND=DGND=0~V;~V_{REF}=+2~V~to~(V_{DD}-4~V)^1~unless~otherwise~noted.$ All specifications T_{MIN} to T_{MAX} unless otherwise noted.)

| Parameter | K, B, T Versions ² | L, C, U Versions ² | Units | Conditions/Comments |
|---|---|--|--|--|
| Resolution Total Unadjusted Error Relative Accuracy Differential Nonlinearity Full-Scale Error Full-Scale Temperature Coefficient Zero Code Error Temperature Coefficient | $\begin{array}{c} 8 \\ \pm 2 \\ \pm 1 \\ \pm 1 \\ \pm 3/2 \\ \pm 20 \\ \pm 30 \\ \pm 50 \\ \end{array}$ | 8 ±1 ±1/2 ±1 ±1 ±20 ±20 ±30 | Bits LSB max LSB max LSB max LSB max ppm/°C max mV max µV/°C typ | $V_{DD} = +15~V \pm 5\%, \ V_{REF} = +10~V$ Guaranteed Monotonic $V_{DD} = 14~V~to~16.5~V, \ V_{REF} = +10~V$ |
| REFERENCE INPUT Voltage Range Input Resistance Input Capacitance ³ | 2 to (V _{DD} - 4) 8 100 | 2 to (V _{DD} - 4) 8 100 | V min to V max kΩ min pF max | Occurs when DAC is loaded with all 1s. |
| DIGITAL INPUTS Input High Voltage, V _{INH} Input Low Voltage, V _{INL} Input Leakage Current Input Capacitance ³ Input Coding | 2.4 0.8 ±1 8 Binary | 2.4 0.8 ±1 8 Binary | V min V max µA max pF max | $V_{\mathrm{IN}} = 0 \ V \ \text{or} \ V_{\mathrm{DD}}$ |
| DYNAMIC PERFORMANCE Voltage Output Slew Rate ³ Voltage Output Settling Time ³ Positive Full-Scale Change Negative Full-Scale Change Digital Feedthrough Minimum Load Resistance | 2.5 5 7 50 2 | 2.5 5 7 50 2 | V/μs min μs max μs max nV secs typ kΩ min | V_{REF} = +10 V; Settling Time to $\pm 1/2$ LSB V_{REF} = +10 V; Settling Time to $\pm 1/2$ LSB V_{REF} = 0 V V_{OUT} = +10 V |
| POWER SUPPLIES $V_{\mathrm{DD}} \ \mathbf{Range}$ $V_{\mathrm{SS}} \ \mathbf{Range}$ I_{DD} | 11.4/16.5 4.5/5.5 | 11.4/16.5 4.5/5.5 | V min/V max V min/V max | For Specified Performance For Specified Performance |
| $@$ 25°C T_{MIN} to T_{MAX} I_{SS} | 4 6 | 4 6 | mA max mA max | $ \begin{array}{l} Outputs \ Unloaded; \ V_{IN} = V_{INL} \ or \ V_{INH} \\ Outputs \ Unloaded; \ V_{IN} = V_{INL} \ or \ V_{INH} \\ \end{array} $ |
| $@$ 25°C T_{MIN} to T_{MAX} | 3 5 | 3 5 | mA max mA max | $ \begin{aligned} & \text{Outputs Unloaded; } V_{IN} = V_{INL} \text{ or } V_{INH} \\ & \text{Outputs Unloaded; } V_{IN} = V_{INL} \text{ or } V_{INH} \end{aligned} $ |
| SWITCHING CHARACTERISTICS ^{3, 4} t_1 @ 25°C T_{MIN} to T_{MAX} | 90 90 | 90 90 | ns min ns min | Chip Select/Load DAC Pulse Width |
| $@~25^{\circ}\mathrm{C}$ $\mathrm{T_{MIN}}$ to $\mathrm{T_{MAX}}$ | 90 90 | 90 90 | ns min ns min | Write/Reset Pulse Width |
| $egin{array}{c} t_3 & @~25^{\circ}C \ T_{MIN} \ to \ T_{MAX} \ t_4 & \end{array}$ | 0 | 0 0 | ns min ns min | Chip Select/Load DAC to Write Setup Time |
| $@~25^{\circ}\mathrm{C}$ $\mathrm{T_{MIN}}$ to $\mathrm{T_{MAX}}$ | 0 0 | 0 0 | ns min ns min | Chip Select/Load DAC to Write Hold Time |
| t_5 @ 25°C $^{T_{MIN}}$ to $^{T_{MAX}}$ | 90 90 | 90 90 | ns min ns min | Data Valid to Write Setup Time |
| $^{ m t_6}$ @ 25°C $^{ m T_{MIN}}$ to $^{ m T_{MAX}}$ | 10 10 | 10 10 | ns min ns min | Data Valid to Write Hold Time |

Specifications subject to change without notice.

¹Maximum possible reference voltage. ²Temperature ranges are as follows:

K, L Versions: -40°C to +85°C B, C Versions: -40°C to +85°C

T, U Versions: -55°C to +125°C

 $^{^3\}text{Sample Tested}$ at 25 $^{\circ}\text{C}$ by Product Assurance to ensure compliance.

⁴Switching characteristics apply for single and dual supply operation.

SINGLE SUPPLY $(V_{DD} = +15 \text{ V} \pm 5\%; V_{SS} = \text{AGND} = \text{DGND} = 0 \text{ V}; V_{REF} = +10 \text{ V}^1 \text{ unless otherwise noted.}$

| Parameter | K, B, T Versions ² | L, C, U Versions ² | Units | Conditions/Comments |
|---|----------------------------------|----------------------------------|------------------|---|
| STATIC PERFORMANCE | | | | |
| Resolution | 8 | 8 | Bits | |
| Total Unadjusted Error | ±2 | ±2 | LSB max | |
| Differential Nonlinearity | ±1 | ±1 | LSB max | Guaranteed Monotonic |
| REFERENCE INPUT | | | | |
| Input Resistance | 8 | 8 | kΩ min | |
| Input Capacitance ³ | 100 | 100 | pF max | Occurs when DAC is loaded with all 1s. |
| DIGITAL INPUTS | | | | |
| Input High Voltage, V _{INH} | 2.4 | 2.4 | V min | |
| Input Low Voltage, V _{INL} | 0.8 | 0.8 | V max | |
| Input Leakage Current | ±1 | ±1 | μA max | $V_{IN} = 0 \text{ V or } V_{DD}$ |
| Input Capacitance ³ | 8 | 8 | pF max | IIV BB |
| Input Coding | Binary | Binary | ' | |
| DYNAMIC PERFORMANCE | | | | |
| Voltage Output Slew Rate ⁴ | 2 | 2 | V/µs min | |
| Voltage Output Settling Time ⁴ | | | . | |
| Positive Full-Scale Change | 5 | 5 | μs max | Settling Time to $\pm 1/2$ LSB |
| Negative Full-Scale Change | 20 | 20 | μs max | Settling Time to ± 1/2 LSB |
| Digital Feedthrough ³ | 50 | 50 | nV secs typ | $V_{REF} = 0 \text{ V}$ |
| Minimum Load Resistance | 2 | 2 | kΩ min | $V_{OUT} = +10 \text{ V}$ |
| POWER SUPPLIES | | | | |
| $ m V_{DD}$ Range | 14.25/15.75 | 14.25/15.75 | V min/V max | For Specified Performance |
| I_{DD} | | | | |
| @ 25°C | 4 | 4 | mA max | Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH} |
| T_{MIN} to T_{MAX} | 6 | 6 | mA max | Outputs Unloaded; $V_{IN} = V_{INL}$ or V_{INH} |
| SWITCHING CHARACTERISTICS ^{3, 4} | | | | |
| t_1 | | | | |
| @ 25°C | 90 | 90 | ns min | Chip Select/Load DAC Pulse Width |
| $T_{ m MIN}$ to $T_{ m MAX}$ | 90 | 90 | ns min | |
| t₂ | 00 | 00 | | Wester/Deceat Desley Withdala |
| | 90 90 | 90 | ns min ns min | Write/Reset Pulse Width |
| ${ m T_{MIN}}$ to ${ m T_{MAX}}$ | 90 | 90 | IIS IIIIII | |
| @ 25°C | 0 | 0 | ns min | Chip Select/Load DAC to Write Setup Time |
| T _{MIN} to T _{MAX} | 0 | 0 | ns min | cmp selectiona Brie to Write setup Time |
| t ₄ | | | | |
| @ 25°C | 0 | 0 | ns min | Chip Select/Load DAC to Write Hold Time |
| T_{MIN} to T_{MAX} | 0 | 0 | ns min | • |
| t ₅ | | | | |
| @ 25°C | 90 | 90 | ns min | Data Valid to Write Setup Time |
| T_{MIN} to T_{MAX} | 90 | 90 | ns min | - |
| t_6 | | | | |
| @ 25°C | 10 | 10 | ns min | Data Valid to Write Hold Time |
| T_{MIN} to T_{MAX} | 10 | 10 | ns min | |

NOTES

-3-REV. B

 $^{^{1}} Maximum\ possible\ reference\ voltage.$

²Temperature ranges are as follows: AD7224KN, LN: 0°C to +70°C

AD7224BQ, CQ: -25°C to +85°C

AD7224TD, UD: -55°C to +125°C

³See Terminology.
⁴Sample tested at 25°C by Product Assurance to ensure compliance.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

| V _{DD} to AGND |
|--|
| V _{DD} to DGND |
| V_{DD} to V_{SS} 0.3 V, +24 V |
| AGND to DGND $\dots -0.3 \text{ V}, \text{ V}_{\text{DD}}$ |
| Digital Input Voltage to DGND $\dots -0.3 \text{ V}, \text{ V}_{DD} + 0.3 \text{ V}$ |
| V_{REF} to AGND0.3 V, V_{DD} + 0.3 V |
| V_{OUT} to AGND ² |
| Power Dissipation (Any Package) to +75°C 450 mW |
| Derates above 75°C by 6 mW/°C |
| Operating Temperature |
| Commercial (K, L Versions)40°C to +85°C |
| Industrial (B, C Versions)40°C to +85°C |
| Extended (T, U Versions)55°C to +125°C |
| Storage Temperature65°C to +150°C |
| Lead Temperature (Soldering, 10 secs) +300°C |
| |

NOTES

ORDERING GUIDE

| Model ¹ | Temperature Range | Total Unadjusted Error (LSB) | Package Option ² |
|--------------------|----------------------|------------------------------------|--------------------------------|
| AD7224KN | -40°C to +85°C | ±2 max | N-18 |
| AD7224LN | -40°C to +85°C | ±1 max | N-18 |
| AD7224KP | -40°C to +85°C | ±2 max | P-20A |
| AD7224LP | -40°C to +85°C | ±1 max | P-20A |
| AD7224KR-1 | -40°C to +85°C | ±2 max | R-20 |
| AD7224LR-1 | -40°C to +85°C | ±1 max | R-20 |
| AD7224KR-18 | -40°C to +85°C | ±2 max | R-18 |
| AD7224LR-18 | -40°C to +85°C | ±1 max | R-18 |
| AD7224BQ | -40°C to +85°C | ±2 max | Q-18 |
| AD7224CQ | -40°C to +85°C | ±1 max | Q-18 |
| AD7224TQ | -55°C to +125°C | ±2 max | Q-18 |
| AD7224UQ | -55°C to +125°C | ±1 max | Q-18 |
| AD7224TE | -55°C to +125°C | ±2 max | E-20A |
| AD7224UE | -55°C to +125°C | ±1 max | E-20A |

NOTES


Contact your local sales office for military data sheet.

CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7224 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATIONS



¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²The outputs may be shorted to AGND provided that the power dissipation of the package is not exceeded. Typically short circuit current to AGND is 60 mA.

¹To order MIL-STD-883 processed parts, add /883B to part number.

²E = Leadless Ceramic Chip Carrier; N = Plastic DIP;

P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC.

TERMINOLOGY

TOTAL UNADJUSTED ERROR

Total Unadjusted Error is a comprehensive specification which includes full-scale error, relative accuracy and zero code error. Maximum output voltage is $V_{\rm REF}$ – 1 LSB (ideal), where 1 LSB (ideal) is $V_{\rm REF}/256$. The LSB size will vary over the $V_{\rm REF}$ range. Hence the zero code error, relative to the LSB size, will increase as $V_{\rm REF}$ decreases. Accordingly, the total unadjusted error, which includes the zero code error, will also vary in terms of LSBs over the $V_{\rm REF}$ range. As a result, total unadjusted error is specified for a fixed reference voltage of +10 V.

RELATIVE ACCURACY

Relative Accuracy or endpoint nonlinearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after allowing for zero code error and full-scale error and is normally expressed in LSBs or as a percentage of full-scale reading.

DIFFERENTIAL NONLINEARITY

Differential Nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ± 1 LSB max over the operating temperature range ensures monotonicity.

DIGITAL FEEDTHROUGH

Digital Feedthrough is the glitch impulse transferred to the output due to a change in the digital input code. It is specified in nV secs and is measured at $V_{REF}=0\ V$.

FULL-SCALE ERROR

Full-Scale Error is defined as: Measured Value – Zero Code Error – Ideal Value

CIRCUIT INFORMATION D/A SECTION

The AD7224 contains an 8-bit voltage-mode digital-to-analog converter. The output voltage from the converter has the same polarity as the reference voltage, allowing single supply operation. A novel DAC switch pair arrangement on the AD7224 allows a reference voltage range from +2~V to +12.5~V.

The DAC consists of a highly stable, thin-film, R-2R ladder and eight high speed NMOS single pole, double-throw switches. The simplified circuit diagram for this DAC is shown in Figure 1.




Figure 1. D/A Simplified Circuit Diagram

The input impedance at the V_{REF} pin is code dependent and can vary from 8 $k\Omega$ minimum to infinity. The lowest input impedance occurs when the DAC is loaded with the digital code 01010101. Therefore, it is important that the reference presents a low output impedance under changing load conditions. The nodal capacitance at the reference terminals is also code dependent and typically varies from 25 pF to 50 pF.

The V_{OUT} pin can be considered as a digitally programmable voltage source with an output voltage of:

$$V_{OUT} = D \cdot V_{REF}$$

where D is a fractional representation of the digital input code and can vary from 0 to 255/256.

OP-AMP SECTION

The voltage-mode D/A converter output is buffered by a unity gain noninverting CMOS amplifier. This buffer amplifier is capable of developing +10 V across a 2 k Ω load and can drive capacitive loads of 3300 pF.

The AD7224 can be operated single or dual supply resulting in different performance in some parameters from the output amplifier. In single supply operation ($V_{SS}=0\ V=AGND$) the sink capability of the amplifier, which is normally 400 μA , is reduced as the output voltage nears AGND. The full sink capability of 400 μA is maintained over the full output voltage range by tying V_{SS} to –5 V. This is indicated in Figure 2.




Figure 2. Variation of I_{SINK} with V_{OUT}

Settling-time for negative-going output signals approaching AGND is similarly affected by V_{SS} . Negative-going settling-time for single supply operation is longer than for dual supply operation. Positive-going settling-time is not affected by V_{SS} .

Additionally, the negative V_{SS} gives more headroom to the output amplifier which results in better zero code performance and improved slew-rate at the output, than can be obtained in the single supply mode.

DIGITAL SECTION

-5-

The AD7224 digital inputs are compatible with either TTL or 5 V CMOS levels. All logic inputs are static-protected MOS gates with typical input currents of less than 1 nA. Internal input protection is achieved by an on-chip distributed diode between DGND and each MOS gate. To minimize power supply currents, it is recommended that the digital input voltages be driven as close to the supply rails ($V_{\rm DD}$ and DGND) as practically possible.

INTERFACE LOGIC INFORMATION

Table I shows the truth table for AD7224 operation. The part contains two registers, an input register and a DAC register. \overline{CS} and \overline{WR} control the loading of the input register while LDAC and \overline{WR} control the transfer of information from the input register to the DAC register. Only the data held in the DAC register will determine the analog output of the converter.

All control signals are level-triggered and therefore either or both registers may be made transparent; the input register by keeping \overline{CS} and \overline{WR} "LOW", the DAC register by keeping \overline{LDAC} and \overline{WR} "LOW". Input data is latched on the rising edge of \overline{WR} .

REV. B

Table I. AD7224 Truth Table

| RESET | LDAC | WR | CS | Function |
|----------|------|--------|----|--------------------------------------|
| Н | L | L | L | Both Registers are Transparent |
| H | X | Н | X | Both Registers are Latched |
| H | Н | X | Н | Both Registers are Latched |
| H | Н | L ≸ | L | Input Register Transparent |
| H | Н | ₹ | L | Input Register Latched |
| H | L | L ≸ | Н | DAC Register Transparent |
| H | L | ₹ | Н | DAC Register Latched |
| L | X | X | X | Both Registers Loaded |
| | | | | With All Zeros |
| ₹ | Н | Н | Н | Both Register Latched With All Zeros |
| _ | | | | and Output Remains at Zero |
| <u>_</u> | L | L | L | Both Registers are Transparent and |
| | | | | Output Follows Input Data |

H = High State, L = Low State, X = Don't Care. All control inputs are level triggered.

The contents of both registers are reset by a low level on the \overline{RESET} line. With both registers transparent, the \overline{RESET} line functions like a zero override with the output brought to 0 V for the duration of the \overline{RESET} pulse. If both registers are latched, a "LOW" pulse on \overline{RESET} will latch all 0s into the registers and the output remains at 0 V after the \overline{RESET} line has returned "HIGH". The \overline{RESET} line can be used to ensure power-up to 0 V on the AD7224 output and is also useful, when used as a zero override, in system calibration cycles. Figure 3 shows the input control logic for the AD7224.





Figure 3. Input Control Logic



NOTES:

1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF V_{DD} . $t_r = t_f = 20 \text{ns} \ \text{OVER} \ V_{DD} \ \text{RANGE}$ $V_{DD} + V_{DD}$

2. TIMING MEASUREMENT REFERENCE LEVEL IS $\frac{V_{\text{INH}} + V_{\text{INI}}}{2}$

Figure 4. Write Cycle Timing Diagram

SPECIFICATION RANGES

For the DAC to maintain specified accuracy, the reference voltage must be at least 4 V below the $V_{\rm DD}$ power supply voltage. This voltage differential is required for correct generation of bias voltages for the DAC switches.

With dual supply operation, the AD7224 has an extended $V_{\rm DD}$ range from +12 V \pm 5% to +15 V \pm 10% (i.e., from +11.4 V to +16.5 V). Operation is also specified for a single $V_{\rm DD}$ power supply of +15 V \pm 5%.

Performance is specified over a wide range of reference voltages from 2 V to $(V_{\rm DD}$ – 4 V) with dual supplies. This allows a range of standard reference generators to be used such as the AD580,

a +2.5 V bandgap reference and the AD584, a precision +10 V reference. Note that in order to achieve an output voltage range of 0 V to +10 V, a nominal +15 V \pm 5% power supply voltage is required by the AD7224.

GROUND MANAGEMENT

AC or transient voltages between AGND and DGND can cause noise at the analog output. This is especially true in microprocessor systems where digital noise is prevalent. The simplest method of ensuring that voltages at AGND and DGND are equal is to tie AGND and DGND together at the AD7224. In more complex systems where the AGND and DGND intertie is on the backplane, it is recommended that two diodes be connected in inverse parallel between the AD7224 AGND and DGND pins (IN914 or equivalent).

Applying the AD7224

UNIPOLAR OUTPUT OPERATION

This is the basic mode of operation for the AD7224, with the output voltage having the same positive polarity as $V_{\rm REF}$. The AD7224 can be operated single supply ($V_{\rm SS}=AGND$) or with positive/negative supplies (see op-amp section which outlines the advantages of having negative $V_{\rm SS}$). Connections for the unipolar output operation are shown in Figure 5. The voltage at $V_{\rm REF}$ must never be negative with respect to DGND. Failure to observe this precaution may cause parasitic transistor action and possible device destruction. The code table for unipolar output operation is shown in Table II.




Figure 5. Unipolar Output Circuit

Table III. Unipolar Code Table

| DAC Re | gister Contents | |
|--------|-----------------|---|
| MSB | LSB | Analog Output |
| 1111 | 1111 | $+V_{REF} \left(rac{255}{256} ight)$ |
| 1000 | 0 0 0 1 | $+V_{REF} \left(rac{129}{256} ight)$ |
| 1000 | 0 0 0 0 | $+V_{REF}\left(\frac{128}{256}\right) = +\frac{V_{REF}}{2}$ |
| 0111 | 1111 | $+V_{REF} \left(rac{127}{256} ight)$ |
| 0000 | 0 0 0 1 | $+V_{REF}\!\!\left(rac{1}{256} ight)$ |
| 0000 | 0000 | 0 V |

Note: 1 LSB =
$$(V_{REF})(2^{-8}) = V_{REF}(\frac{1}{2.56})$$

BIPOLAR OUTPUT OPERATION

The AD7224 can be configured to provide bipolar output operation using one external amplifier and two resistors. Figure 6 shows a circuit used to implement offset binary coding. In this case

$$V_O = \left(1 + \frac{R2}{R1}\right) \bullet \left(D \ V_{REF}\right) - \left(\frac{R2}{R1}\right) \bullet \left(V_{REF}\right)$$

With R1 = R2

$$V_O = (2 D - 1) \cdot V_{REF}$$

where D is a fractional representation of the digital word in the DAC register.

Mismatch between R1 and R2 causes gain and offset errors; therefore, these resistors must match and track over temperature. Once again, the AD7224 can be operated in single supply or from positive/negative supplies. Table III shows the digital code versus output voltage relationship for the circuit of Figure 6 with R1 = R2.




Figure 6. Bipolar Output Circuit

Table III. Bipolar (Offset Binary) Code Table

| DAC Reg MSB | ister Contents LSB | Analog Output | |
|----------------|-----------------------|---|--|
| WISE | LOD | mulog Output | |
| 1111 | 1111 | $+V_{REF}\left(\frac{127}{128}\right)$ | |
| 1000 | 0001 | $+V_{REF}\!\!\left(rac{1}{128} ight)$ | |
| 1000 | 0000 | 0 V | |
| 0 1 1 1 | 1111 | $-V_{REF} \left(rac{1}{128} ight)$ | |
| 0000 | 0001 | $-V_{REF} \left(rac{127}{128} ight)$ | |
| 0000 | 0000 | $-V_{REF}\left(\frac{128}{128}\right) = -V_{REF}$ | |

AGND BIAS

The AD7224 AGND pin can be biased above system GND (AD7224 DGND) to provide an offset "zero" analog output voltage level. Figure 7 shows a circuit configuration to achieve this. The output voltage, V_{OUT} , is expressed as:

$$V_{OUT} = V_{BIAS} + D \cdot (V_{IN})$$

where D is a fractional representation of the digital word in DAC register and can vary from 0 to 255/256.

For a given $V_{\rm IN}$, increasing AGND above system GND will reduce the effective $V_{\rm DD}$ – $V_{\rm REF}$ which must be at least 4 V to ensure specified operation. Note that $V_{\rm DD}$ and $V_{\rm SS}$ for the AD7224 must be referenced to DGND.




Figure 7. AGND Bias Circuit

MICROPROCESSOR INTERFACE




Figure 8. AD7224 to 8085A/8088 Interface




Figure 9. AD7224 to 6809/6502 Interface




Figure 10. AD7224 to Z-80 Interface





Figure 11. AD7224 to 68008 Interface

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

18-Pin Plastic (Suffix N)




NOTES:

1. LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH.

2. CERAMIC DIP LEADS WILL BE EITHER GOLD OR TIN PLATED IN.

ACCORDANCE WITH MIL-M-38510 REQUIREMENTS.

18-Pin Ceramic (Suffix D)




NOTES:

1. LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH.


2. CERAMIC DIP LEADS WILL BE EITHER GOLD OR TIN PLATED IN

ACCORDANCE WITH MIL-M-38510 REQUIREMENTS.


PLCC Package P-20A




LCCC Package E-20A



18-Pin Cerdip (Suffix Q)



18-Lead SOIC



20-Lead SOIC (R-20)

