## Data Sheet

## FEATURES

## Latch-up proof

4.5 pF off source capacitance

10 pF off drain capacitance
-0.6 pC charge injection
Low on resistance: $160 \Omega$ typical
$\pm 9 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$ dual-supply operation
9 V to 40 V single-supply operation
48 V supply maximum ratings
Fully specified at $\pm 15 \mathrm{~V}, \pm 20 \mathrm{~V},+12 \mathrm{~V}$, and +36 V
$V_{D D}$ to $V_{s s}$ analog signal range
Human body model (HBM) ESD rating
4 kV I/O port to supplies
1 kV I/O port to I/O port
4 kV all other pins

## APPLICATIONS

Automatic test equipment
Data acquisition
Instrumentation
Avionics
Audio and video switching
Communication systems

## GENERAL DESCRIPTION

The ADG5233 and ADG5234 are monolithic industrial CMOS analog switches comprising three independently selectable single-pole, double throw (SPDT) switches and four independently selectable SPDT switches, respectively.
All channels exhibit break-before-make switching action that prevents momentary shorting when switching channels. An EN input on the ADG5233 (LFCSP and TSSOP packages) is used to enable or disable the device. When disabled, all channels are switched off.

The ultralow capacitance and charge injection of these switches make them ideal solutions for data acquisition and sample-andhold applications, where low glitch and fast settling are required. Fast switching speed coupled with high signal bandwidth make these devices suitable for video signal switching.

FUNCTIONAL BLOCK DIAGRAMS


SWITCHES SHOWN FOR
A 1 INPUT LOGIC.
Figure 1. ADG5233 TSSOP and LFCSP_WQ


SWITCHES SHOWN FOR A 1 INPUT LOGIC.
Figure 2. ADG5234 TSSOP

## PRODUCT HIGHLIGHTS

1. Trench Isolation Guards Against Latch-Up.

A dielectric trench separates the P and N channel transistors thereby preventing latch-up even under severe overvoltage conditions.
2. Ultralow Capacitance and -0.6 pC Charge Injection.
3. Dual-Supply Operation.

For applications where the analog signal is bipolar, the ADG5233/ADG5234 can be operated from dual supplies up to $\pm 22 \mathrm{~V}$.
4. Single-Supply Operation.

For applications where the analog signal is unipolar, the ADG5233/ADG5234 can be operated from a single-rail power supply up to 40 V .
5. 3 V Logic-Compatible Digital Inputs.
$\mathrm{V}_{\mathrm{INH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$.
6. No $V_{L}$ Logic Power Supply Required.

Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113 ©2011-2012 Analog Devices, Inc. All rights reserved.

## ADG5233/ADG5234

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagrams .....  1
General Description ..... 1
Product Highlights ..... 1
Revision History ..... 2
Specifications ..... 3
$\pm 15$ V Dual Supply .....  3
$\pm 20$ V Dual Supply ..... 4
12 V Single Supply. .....  5
36 V Single Supply .....  6
REVISION HISTORY
3/12—Rev. 0 to Rev. A
Added 16-Lead LFCSP ..... Universal
Changes to Ordering Guide ..... 22
7/11—Revision 0: Initial Version

## SPECIFICATIONS

$\pm 15$ V DUAL SUPPLY
$\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}$, unless otherwise noted.
Table 1.


## ADG5233/ADG5234

| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS | $\begin{aligned} & 45 \\ & 55 \\ & 0.001 \end{aligned}$ |  | 70 | $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max $\mu \mathrm{A}$ typ | $\mathrm{V}_{\mathrm{DD}}=+16.5 \mathrm{~V}, \mathrm{~V}_{S S}=-16.5 \mathrm{~V}$ |
| IDD |  |  |  |  | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
|  |  |  |  |  |  |
| Iss |  |  |  |  | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
|  |  |  | 1 | $\mu \mathrm{A}$ max |  |
| $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\text {SS }}$ |  |  | $\pm 9 / \pm 22$ | $\checkmark$ min $/ V$ max | $\mathrm{GND}=0 \mathrm{~V}$ |

${ }^{1}$ Guaranteed by design; not subject to production test.

## $\pm 20$ V DUAL SUPPLY

$\mathrm{V}_{\mathrm{DD}}=+20 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-20 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}$, unless otherwise noted.
Table 2.


| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{s}$ (Off) | 4.5 |  |  | pF typ | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{D}}$ (Off) | 10 |  |  | pF typ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{D}}(\mathrm{On}), \mathrm{C}_{\text {S }}(\mathrm{On})$ | 15 |  |  | pF typ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| POWER REQUIREMENTS | $\begin{aligned} & 50 \\ & 70 \\ & 0.001 \end{aligned}$ |  | 110 | $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max $V$ min/ $/$ max | $\mathrm{V}_{\mathrm{DD}}=+22 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-22 \mathrm{~V}$ |
| IDD |  |  | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |  |
|  |  |  |  |  |
| Iss |  |  | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |  |
|  |  |  | 1 |  |  |
| $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\text {SS }}$ |  |  | $\pm 9 / \pm 22$ |  | GND $=0 \mathrm{~V}$ |

${ }^{1}$ Guaranteed by design; not subject to production test.

## 12 V SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 3.


## ADG5233/ADG5234

| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Off Isolation | -75 |  |  | dB typ | $\mathrm{RL}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \text {; see }$ Figure 29 |
| Channel-to-Channel Crosstalk | -80 |  |  | dB typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \text {; see }$ Figure 27 |
| -3 dB Bandwidth | 172 |  |  | MHz typ | $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF} \text {; see }$ <br> Figure 30 |
| Insertion Loss | -8.7 |  |  | dB typ | $\mathrm{RL}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \text {; see }$ Figure 30 |
| $\mathrm{C}_{s}$ (Off) | 5 |  |  | pF typ | $\mathrm{V}_{\mathrm{S}}=6 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $C_{\text {d }}$ (Off) | 11 |  |  | pF typ | $\mathrm{V}_{\mathrm{s}}=6 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{d}}(\mathrm{On}), \mathrm{Cs}_{\text {( }}(\mathrm{On})$ | 16 |  |  | pF typ | $\mathrm{V}_{\mathrm{s}}=6 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| POWER REQUIREMENTS |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=13.2 \mathrm{~V}$ |
| IDD | 40 |  |  | $\mu \mathrm{A}$ typ | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
|  | 50 |  | 65 | $\mu \mathrm{A}$ max |  |
| $V_{D D}$ |  |  | 9/40 | $V$ min/V max | $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}$ ss $=0 \mathrm{~V}$ |

${ }^{1}$ Guaranteed by design; not subject to production test.

## 36 V SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 4.


## ADG5233/ADG5234

| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Break-Before-Make Time Delay, to | 65 |  | 35 | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  |  |  |  | ns min | $\mathrm{V}_{\mathrm{s} 1}=\mathrm{V}_{\mathrm{s} 2}=18 \mathrm{~V}$; see Figure 32 |
| Charge Injection, Qin | -0.6 |  |  | pC typ | $\mathrm{V}_{\mathrm{S}}=18 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} ;$ <br> see Figure 34 |
| Off Isolation | -75 |  |  | dB typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \text {; } \\ & \text { see Figure } 29 \end{aligned}$ |
| Channel-to-Channel Crosstalk | -80 |  |  | dB typ | $\begin{aligned} & \mathrm{RL}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} ; \\ & \text { see Figure } 27 \end{aligned}$ |
| -3 dB Bandwidth | 190 |  |  | MHz typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$; see Figure 30 |
| Insertion Loss | -5.9 |  |  | dB typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \text {; } \\ & \text { see Figure } 30 \end{aligned}$ |
| $\mathrm{C}_{s}$ (Off) | 4.5 |  |  | pF typ | $\mathrm{V}_{\mathrm{s}}=18 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{D}}$ (Off) | 10 |  |  | pF typ | $\mathrm{V}_{\mathrm{s}}=18 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{D}}(\mathrm{On}), \mathrm{C}_{\text {S }}(\mathrm{On})$ | 15 |  |  | pF typ | $\mathrm{V}_{\mathrm{s}}=18 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| POWER REQUIREMENTS |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=39.6 \mathrm{~V}$ |
| IdD | 80 |  |  | $\mu \mathrm{A}$ typ | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
|  | 100 |  | 130 | $\mu \mathrm{A}$ max |  |
| VDD |  |  | 9/40 | $V$ min/V max | $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {ss }}=0 \mathrm{~V}$ |

[^0]
## ADG5233/ADG5234

## CONTINUOUS CURRENT PER CHANNEL, Sx OR Dx

Table 5. ADG5233

| Parameter | $25^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CONTINUOUS CURRENT, Sx OR Dx |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-15 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\mathrm{JA}}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 24 | 16 | 11 | mA maximum |
| LFCSP ( $\theta_{\mathrm{JA}}=30.4^{\circ} \mathrm{C} / \mathrm{W}$ ) | 42 | 26.5 | 15 | mA maximum |
| $\mathrm{V}_{\mathrm{DD}}=+20 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-20 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\text {JA }}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 26 | 17 | 11 | mA maximum |
| LFCSP ( $\theta_{\mathrm{JA}}=30.4^{\circ} \mathrm{C} / \mathrm{W}$ ) | 46 | 28 | 15 | mA maximum |
| $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=0 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\mathrm{JA}}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 17 | 12 | 7.7 | mA maximum |
| LFCSP ( $\theta_{\text {JA }}=30.4^{\circ} \mathrm{C} / \mathrm{W}$ ) | 24 | 17 | 11 | mA maximum |
| $V_{\text {DD }}=36 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\mathrm{JA}}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 25 | 17 | 11 | mA maximum |
| LFCSP ( $\theta_{\mathrm{JA}}=30.4^{\circ} \mathrm{C} / \mathrm{W}$ ) | 45 | 28 | 15 | mA maximum |

Table 6. ADG5234

| Parameter | $25^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CONTINUOUS CURRENT, Sx OR Dx |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-15 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\mathrm{JA}}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 21 | 15 | 10 | mA maximum |
| $\mathrm{V}_{\mathrm{DD}}=+20 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-20 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\mathrm{JA}}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 22 | 15 | 10 | mA maximum |
| $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\mathrm{JA}}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 15 | 11 | 7 | mA maximum |
| $\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\mathrm{JA}}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 22 | 15 | 10 | mA maximum |

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 7.

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {dD }}$ to $V_{\text {Ss }}$ | 48 V |
| VDD to GND | -0.3 V to +48 V |
| $V_{\text {ss }}$ to GND | +0.3 V to -48 V |
| Analog Inputs ${ }^{1}$ | $\mathrm{V}_{S S}-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} \text { or }$ 30 mA , whichever occurs first |
| Digital Inputs ${ }^{1}$ | $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , whichever occurs first |
| Peak Current, Sx or Dx Pins ADG5233 | 76 mA (pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle maximum) |
| ADG5234 | 67 mA (pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle maximum) |
| Continuous Current, Sx or Dx ${ }^{2}$ | Data $+15 \%$ |
| Temperature Range |  |
| Operating | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Thermal Impedance, $\theta_{\mathrm{JA}}$ |  |
| 16-Lead TSSOP (4-Layer Board) | $112.6^{\circ} \mathrm{C} / \mathrm{W}$ |
| 20-Lead TSSOP (4-Layer Board) | $143^{\circ} \mathrm{C} / \mathrm{W}$ |
| 16-Lead LFCSP (4-Layer Board) | $30.4{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Reflow Soldering Peak Temperature, Pb Free | $260(+0 /-5)^{\circ} \mathrm{C}$ |
| Human Body Model (HBM) ESD |  |
| I/O Port to Supplies | 4 kV |
| I/O Port to I/O Port | 1 kV |
| All Other Pins | 4 kV |

[^1]Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Only one absolute maximum rating can be applied at any one time.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. ADG5233 TSSOP Pin Configuration


Figure 4. ADG5233 LFCSP_WQ Pin Configuration

Table 8. ADG5233 Pin Function Descriptions

| Pin No. |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| TSSOP | LFCSP_WQ |  |  |
| 1 | 15 | VD | Most Positive Power Supply Potential. |
| 2 | 16 | S1A | Source Terminal 1A. This pin can be an input or an output. |
| 3 | 1 | D1 | Drain Terminal 1. This pin can be an input or an output. |
| 4 | 2 | S1B | Source Terminal 1B. This pin can be an input or an output. |
| 5 | 3 | S2B | Source Terminal 2B. This pin can be an input or an output. |
| 6 | 4 | D2 | Drain Terminal 2. This pin can be an input or an output. |
| 7 | 5 | S2A | Source Terminal 2A. This pin can be an input or an output. |
| 8 | 6 | IN2 | Logic Control Input 2. |
| 9 | 7 | IN3 | Logic Control Input 3. |
| 10 | 8 | S3A | Source Terminal 3A. This pin can be an input or an output. |
| 11 | 9 | D3 | Drain Terminal 3. This pin can be an input or an output. |
| 12 | 10 | S3B | Source Terminal 3B. This pin can be an input or an output. |
| 13 | 11 | Vss | Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground. |
| 14 | 12 | $\overline{\mathrm{EN}}$ | Active Low Digital Input. When high, the device is disabled and all switches are off. When low, INx logic inputs determine the on switches. |
| 15 | 13 | IN1 | Logic Control Input 1. |
| 16 | 14 | GND | Ground (0V) Reference. |
|  | EP | Exposed $\mathrm{Pad}$ | The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, $\mathrm{V}_{\mathrm{ss}}$. |

Table 9. ADG5233 Truth Table

| $\overline{\mathbf{E N}}$ | INx | SxA | SxB |
| :--- | :--- | :--- | :--- |
| 1 | X $^{1}$ | Off | Off |
| 0 | 0 | Off | On |
| 0 | 1 | On | Off |

[^2]| IN1 1 | ADG5234 <br> TOP VIEW (Not to Scale) | 20.1 4 4 |
| :---: | :---: | :---: |
| S1A 2 |  | 19 S4A |
| D1 3 |  | 18 D4 |
| S1B 4 |  | $17 \mathrm{S4B}$ |
| $\mathrm{V}_{\text {Ss }} 5$ |  | $16 v_{D D}$ |
| GND 6 |  | 15 NC |
| S2B 7 |  | 14 S3B |
| D2 8 |  | 13 D3 |
| S2A 9 |  | 12 S 3 |
| IN2 10 |  | 11.1 IN3 |

Figure 5. ADG5234 TSSOP Pin Configuration
Table 10. ADG5234 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | IN1 | Logic Control Input 1. |
| 2 | S1A | Source Terminal 1A. This pin can be an input or an output. |
| 3 | D1 | Drain Terminal 1. This pin can be an input or an output. |
| 4 | S1B | Source Terminal 1B. This pin can be an input or an output. |
| 5 | VSS | Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to |
| 6 |  | ground. |
| 7 | GND | Ground (0 V) Reference. |
| 8 | S2B | Source Terminal 2B. This pin can be an input or an output. |
| 9 | D2 | Drain Terminal 2. This pin can be an input or an output. |
| 10 | S2A | Source Terminal 2A. This pin can be an input or an output. |
| 11 | IN2 | Logic Control Input 2. |
| 12 | IN3 | Logic Control Input 3. |
| 13 | S3A | Source Terminal 3A. This pin can be an input or an output. |
| 14 | D3 | Drain Terminal 3. This pin can be an input or an output. |
| 15 | S3B | Source Terminal 3B. This pin can be an input or an output. |
| 16 | NC | No Connect. This pin is open. |
| 17 | VDD | Most Positive Power Supply Potential. |
| 18 | S4B | Source Terminal 4B. This pin can be an input or an output. |
| 19 | D4 | Drain Terminal 4. This pin can be an input or an output. |
| 20 | S4A | Source Terminal 4A. This pin can be an input or an output. |

Table 11. ADG5234 Truth Table

| INx | SxA | SxB |
| :--- | :--- | :--- |
| 0 | Off | On |
| 1 | On | Off |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. On Resistance as a Function of $V_{S}, V_{D}( \pm 20$ V Dual Supply)


Figure 7. On Resistance as a Function of $V_{s,} V_{D}( \pm 15$ V Dual Supply)


Figure 8. On Resistance as a Function of $V_{S}, V_{D}(12 \mathrm{~V}$ Single Supply)


Figure 9. On Resistance as a Function of $V_{S}, V_{D}$ (36 V Single Supply)


Figure 10. On Resistance as a Function of $V_{S}\left(V_{D}\right)$ for Different Temperatures, $\pm 15$ V Dual Supply


Figure 11. On Resistance as a Function of $V_{S}\left(V_{D}\right)$ for Different Temperatures, $\pm 20$ V Dual Supply


Figure 12. On Resistance as a Function of $V_{S}\left(V_{D}\right)$ for Different Temperatures, 12 V Single Supply


Figure 13. On Resistance as a Function of $V_{s}\left(V_{D}\right)$ for Different Temperatures, 36 V Single Supply


Figure 14. Leakage Currents as a Function of Temperature, $\pm 15$ V Dual Supply


Figure 15. Leakage Currents as a Function of Temperature, $\pm 20$ V Dual Supply


Figure 16. Leakage Currents as a Function of Temperature, 12 V Single Supply


Figure 17. Leakage Currents as a Function of Temperature, 36 V Single Supply


Figure 18. Off Isolation vs. Frequency, $\pm 15$ V Dual Supply


Figure 19. Crosstalk vs. Frequency, $\pm 15$ V Dual Supply


Figure 20. Charge Injection vs. Source Voltage, Source to Drain


Figure 21. ACPSRR vs. Frequency, $\pm 15$ V Dual Supply


Figure 22. Bandwidth


Figure 23. ttransition Times vs. Temperature


Figure 24. Capacitance vs. Source Voltage $\pm 15$ V Dual Supply

## TEST CIRCUITS



Figure 25. On Leakage


Figure 26. On Resistance


CHANNEL-TO-CHANNEL CROSSTALK $=20 \log \frac{\mathrm{~V}_{\text {OUT }}}{\mathrm{V}_{\mathrm{S}}}$
Figure 27. Channel-to-Channel Crosstalk


Figure 28. Off Leakage


Figure 29. Off Isolation


Figure 30. Bandwidth


Figure 31. Switching Timing


Figure 32. Break-Before-Make Delay, $t_{D}$


Figure 33. Enable Delay, $t_{\text {oN }}(\overline{E N}), t_{\text {OFF }}(\overline{E N})$


Figure 34. Charge Injection

## TERMINOLOGY

## IdD

Idd represents the positive supply current.
Iss
Iss represents the negative supply current.
$\mathrm{V}_{\mathrm{D}}, \mathrm{V}_{\mathrm{s}}$
$\mathrm{V}_{\mathrm{D}}$ and $\mathrm{V}_{\mathrm{s}}$ represent the analog voltage on Terminal Dx and Terminal Sx , respectively.
Ron
Ron is the ohmic resistance between Terminal Dx and Terminal Sx.
$\Delta$ Ron
$\Delta$ Ron represents the difference between the Ron of any two channels.
$\mathrm{Refat}_{\text {(on) }}$
The difference between the maximum and minimum value of on resistance as measured over the specified analog signal range is represented by $\mathrm{R}_{\mathrm{flat}}$ (on).

## $\mathrm{I}_{\mathrm{s}}$ (Off)

$\mathrm{I}_{\mathrm{s}}$ (Off) is the source leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}$ (Off)
$\mathrm{I}_{\mathrm{D}}$ (Off) is the drain leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}(\mathrm{On}), \mathrm{If}_{\mathrm{s}}(\mathrm{On})$
$\mathrm{I}_{\mathrm{D}}(\mathrm{On})$ and $\mathrm{Is}_{\mathrm{s}}(\mathrm{On})$ represent the channel leakage currents with the switch on.
$\mathrm{V}_{\text {INL }}$
$\mathrm{V}_{\text {INL }}$ is the maximum input voltage for Logic 0 .
$\mathrm{V}_{\text {INH }}$
$\mathrm{V}_{\mathrm{INH}}$ is the minimum input voltage for Logic 1 .
$\mathrm{I}_{\mathrm{INL}}, \mathrm{I}_{\mathrm{INH}}$
$\mathrm{I}_{\text {INL }}$ and $\mathrm{I}_{\text {INH }}$ represent the low and high input currents of the digital inputs.
$\mathrm{C}_{\mathrm{D}}$ (Off)
$C_{D}$ (Off) represents the off switch drain capacitance, which is measured with reference to ground.
$\mathrm{C}_{s}$ (Off)
$\mathrm{C}_{s}$ (Off) represents the off switch source capacitance, which is measured with reference to ground.
$\mathrm{C}_{\mathrm{D}}(\mathrm{On}), \mathrm{C}_{\mathrm{s}}(\mathrm{On})$
$\mathrm{C}_{\mathrm{D}}(\mathrm{On})$ and $\mathrm{C}_{S}(\mathrm{On})$ represent on switch capacitances, which are measured with reference to ground.
$\mathrm{C}_{\mathrm{IN}}$
$\mathrm{C}_{\mathrm{IN}}$ represents digital input capacitance.
ton $^{(\overline{\mathrm{EN}})}$
ton ( $\overline{\mathrm{EN}}$ ) represents the delay time between the $50 \%$ and $90 \%$ points of the digital input and switch on condition.
$\mathbf{t o f f}^{\mathbf{~}(\overline{\mathrm{EN}})}$
toff $(\overline{\mathrm{EN}})$ represents the delay time between the $50 \%$ and $90 \%$ points of the digital input and switch off condition.
$\mathbf{t}_{\text {TRansition }}$
Delay time between the $50 \%$ and $90 \%$ points of the digital inputs and the switch on condition when switching from one address state to another.

## $t_{\mathrm{D}}$

$t_{\text {D }}$ represents the off time measured between the $80 \%$ point of both switches when switching from one address state to another.

## Off Isolation

Off isolation is a measure of unwanted signal coupling through an off channel.

## Charge Injection

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

## Crosstalk

Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

## Bandwidth

Bandwidth is the frequency at which the output is attenuated by 3 dB .

## On Response

On response is the frequency response of the on switch.

## AC Power Supply Rejection Ratio (ACPSRR)

ACPSRR is a measure of the ability of a part to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of $0.62 \mathrm{~V} \mathrm{p-p}$. The ratio of the amplitude of the signal on the output to the amplitude of the modulation is the ACPSRR.

## TRENCH ISOLATION

In the ADG5233/ADG5234, an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, and the result is a completely latch-up proof switch.
In junction isolation, the N and P wells of the PMOS and NMOS transistors form a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode can become forward-biased. A silicon controlled rectifier (SCR) type circuit is formed by the two transistors causing a significant amplification of the current that, in turn, leads to latch-up. With trench isolation, this diode is removed, and the result is a latch-up proof switch.


Figure 35. Trench Isolation

## ADG5233/ADG5234

## APPLICATIONS INFORMATION

The ADG52xx family of switches and multiplexers provide a robust solution for instrumentation, industrial, automotive, aerospace, and other harsh environments that are prone to latch-up, which is an undesirable high current state that can lead to device failure and persists until the power supply is turned off.
The ADG5233/ADG5234 high voltage switches allow singlesupply operation from 9 V to 40 V and dual supply operation from $\pm 9 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$.

## OUTLINE DIMENSIONS



Figure 36. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16)
Dimensions shown in millimeters


## COMPLIANT TO JEDEC STANDARDS MO-220-WGGC.

Figure 37. 16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]
$4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body, Very Very Thin Quad (CP-16-17)
Dimensions shown in millimeters


Figure 38. 20-Lead Thin Shrink Small Outline Package [TSSOP] (RU-20) Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Description | $\overline{\text { EN }}$ Pin | Package Option |
| :--- | :--- | :--- | :--- | :--- |
| ADG5233BRUZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead Thin Shrink Small Outline Package [TSSOP] | Yes | RU-16 |
| ADG5233BRUZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead Thin Shrink Small Outline Package [TSSOP] | Yes | RU-16 |
| ADG5233BCPZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package [LFCSP_WQ] | Yes | CP-16-17 |
| ADG5234BRUZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead Thin Shrink Small Outline Package [TSSOP] | No | RU-20 |
| ADG5234BRUZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead Thin Shrink Small Outline Package [TSSOP] | No | RU-20 |

[^3]Data Sheet

## NOTES

## NOTES


[^0]:    ${ }^{1}$ Guaranteed by design; not subject to production test.

[^1]:    ${ }^{1}$ Overvoltages at the INx, Sx, and Dx pins are clamped by internal diodes. Limit current to the maximum ratings given.
    ${ }^{2}$ See Table 5 and Table 6.

[^2]:    ${ }^{1} \mathrm{X}$ is don't care.

[^3]:    ${ }^{1} Z=$ RoHS Compliant Part.

