

# 3 Ω, 4-/8-Channel Multiplexers in Chip Scale Package

# ADG758/ADG759

#### **FEATURES**

1.8 V to 5.5 V Single Supply ±2.5 V Dual Supply
3 Ω ON Resistance
0.75 Ω ON Resistance Flatness
100 pA Leakage Currents
14 ns Switching Times
Single 8-to-1 Multiplexer ADG758
Differential 4-to-1 Multiplexer ADG759
20-Lead 4 mm × 4 mm Chip Scale Package
Low Power Consumption
TTL-/CMOS-Compatible Inputs
For Functionally Equivalent Devices in 16-Lead TSSOP Package, See ADG708/ADG709

#### **APPLICATIONS**

Data Acquisition Systems Communication Systems Relay Replacement Audio and Video Switching Battery-Powered Systems

#### **GENERAL DESCRIPTION**


The ADG758 and ADG759 are low voltage, CMOS analog multiplexers comprising eight single channels and four differential channels, respectively. The ADG758 switches one of eight inputs (S1–S8) to a common output, D, as determined by the 3-bit binary address lines A0, A1, and A2. The ADG759 switches one of four differential inputs to a common differential output as determined by the 2-bit binary address lines A0 and A1. An EN input on both devices is used to enable or disable the device. When disabled, all channels are switched OFF.

Low power consumption and an operating supply range of 1.8 V to 5.5 V make the ADG758 and ADG759 ideal for battery-powered, portable instruments. All channels exhibit break-before-make switching action preventing momentary shorting when switching channels.

These switches are designed on an enhanced submicron process that provides low power dissipation yet gives high switching speed, very low ON resistance and leakage currents. ON resistance is in the region of a few ohms and is closely matched between switches and very flat over the full signal range. These parts can operate equally well as either multiplexers or demultiplexers and have an input signal range that extends to the supplies.

The ADG758 and ADG759 are available in 20-lead chip scale packages.

### FUNCTIONAL BLOCK DIAGRAMS



#### **PRODUCT HIGHLIGHTS**

- 1. Small 20-Lead 4 mm × 4 mm Chip Scale Packages (CSP).
- 2. Single/Dual Supply Operation. The ADG758 and ADG759 are fully specified and guaranteed with 3 V and 5 V single-supply and ±2.5 V dual-supply rails.
- 3. Low  $R_{ON}$  (3  $\Omega$  Typical).
- 4. Low Power Consumption (<0.01  $\mu$ W).
- 5. Guaranteed Break-Before-Make Switching Action.

### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2002

# $\label{eq:added_states} ADG758/ADG759 \\ -SPECIFICATIONS^1 (v_{DD} = 5 \ v \ \pm \ 10\%, \ v_{ss} = 0 \ v, \ \text{GND} = 0 \ v, \ \text{unless otherwise noted.})$

	B Vers	sion		
D	12500	-40°C	<b>T</b> T <b>1</b> .	T
Parameter	+25°C	to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		0 V to $V_{DD}$	V	
ON Resistance (R <sub>ON</sub> )	3		$\Omega$ typ	$V_{S} = 0 V$ to $V_{DD}$ , $I_{DS} = 10 mA$ ;
	4.5	5	$\Omega$ max	Test Circuit 1
ON Resistance Match Between		0.4	$\Omega$ typ	
Channels ( $\Delta R_{ON}$ )		0.8	$\Omega$ max	$V_S = 0 V$ to $V_{DD}$ , $I_{DS} = 10 mA$
ON Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.75		$\Omega$ typ	$V_{S} = 0 V$ to $V_{DD}$ , $I_{DS} = 10 mA$
		1.2	$\Omega$ max	
LEAKAGE CURRENTS				V <sub>DD</sub> = 5.5 V
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01		nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$
	±0.1	±0.3	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	$\pm 0.01$		nA typ	$V_{\rm D} = 4.5 \text{ V/1 V}, V_{\rm S} = 1 \text{ V/4.5 V};$
	$\pm 0.1$	$\pm 0.75$	nA max	Test Circuit 3
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	$\pm 0.01$	_ 011 9	nA typ	$V_D = V_S = 1$ V, or 4.5 V, Test Circuit 4
Chamiler Ort Deakage 1D, 15 (Ort)	$\pm 0.01$ $\pm 0.1$	±0.75	nA max	
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	V max	
Input Current		0.0	v IIIdx	
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INI}$ or $V_{INH}$
INL OF INH	0.005	$\pm 0.1$	μA max	VIN VINL OF VINH
C <sub>IN</sub> , Digital Input Capacitance	2	±0.1	pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>				
t <sub>TRANSITION</sub>	14		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; Test Circuit 5
TRANSITION		25	ns max	$V_{S1} = 3 \text{ V/0 V}, V_{S8} = 0 \text{ V/3 V}$
Break-Before-Make Time Delay, t <sub>D</sub>	8	25	ns typ	$R_L = 300 \Omega, C_L = 35 pF$
break before Make Thice Delay, th	0	1	ns min	$V_s = 3 V$ ; Test Circuit 6
t <sub>ON</sub> (EN)	14	1	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
$t_{\rm ON}$ (LIV)	14	25	ns typ	$V_s = 3 V$ ; Test Circuit 7
t (EN)	7	20		$R_L = 300 \Omega$ , $C_L = 35 pF$
t <sub>OFF</sub> (EN)	1	12	ns typ	$V_{s} = 3 V;$ Test Circuit 7
Change Injustice	+ 2	12	ns max	$V_{\rm S} = 3.5$ V, rest circuit 7 $V_{\rm S} = 2.5$ V, $R_{\rm S} = 0$ $\Omega$ , $C_{\rm L} = 1$ nF;
Charge Injection	±3		pC typ	$V_S = 2.5 V$ , $R_S = 0 \Omega_2$ , $C_L = 1 \text{ mF}$ ; Test Circuit 8
Off Isolation	-60		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
	-80		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz;$
			ab typ	Test Circuit 9
Channel-to-Channel Crosstalk	-60		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
Chamier to Chamier Crosstalk	-80		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ;
	-00		ub typ	Test Circuit 10 $R_{L} = 5$ $P_{L} = 5$ $P_{L} = 1$ $R_{H}$
–3 dB Bandwidth	55		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Test Circuit 11
$C_{\rm S}$ (OFF)	13		pF typ	f = 1  MHz
$C_{\rm D}$ (OFF)	1.5		Pr UP	
ADG758	85		pF typ	f = 1 MHz
ADG759	42		pF typ	f = 1  MHz
$C_D, C_S(ON)$	72		hr, ryh	
	96		nF turn	f = 1 MHz
ADG758 ADG759	90 48		pF typ pF typ	f = 1 MHz
	01		pr. typ	
POWER REQUIREMENTS	0.001			$V_{DD} = 5.5 V$
I <sub>DD</sub>	0.001		μA typ	Digital Inputs = 0 V or 5.5 V
		1.0	μA max	

NOTES

<sup>1</sup>Temperature range is as follows: B Version: -40°C to +85°C.

<sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

# $\label{eq:specifications} SPECIFICATIONS^1 \ (v_{\text{DD}} = 3 \ \text{V} \pm 10\%, \ v_{\text{SS}} = 0 \ \text{V}, \ \text{GND} = 0 \ \text{V}, \ \text{unless otherwise noted.})$

	B Version			
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH Analog Signal Range ON Resistance $(R_{ON})$ ON Resistance Match Between Channels ( $\Delta R_{ON}$ )	8 11	0 V to V <sub>DD</sub> 12 0.4 1.2	V Ω typ Ω max Ω typ Ω max	$V_{S} = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA};$ Test Circuit 1 $V_{S} = 0 \text{ V to } V_{DD}, I_{DS} = 10 \text{ mA}$
LEAKAGE CURRENTS Source OFF Leakage I <sub>S</sub> (OFF) Drain OFF Leakage I <sub>D</sub> (OFF) Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	$\begin{array}{c} \pm 0.01 \\ \pm 0.1 \\ \pm 0.01 \\ \pm 0.1 \\ \pm 0.01 \\ \pm 0.01 \\ \pm 0.1 \end{array}$	±0.3 ±0.75 ±0.75	nA typ nA max nA typ nA max nA typ nA max	$V_{DD} = 3.3 V$ $V_{S} = 3 V/1 V, V_{D} = 1 V/3 V;$ Test Circuit 2 $V_{S} = 3 V/1 V, V_{D} = 1 V/3 V;$ Test Circuit 3 $V_{S} = V_{D} = 1 V \text{ or } 3 V;$ Test Circuit 4
DIGITAL INPUTS Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub> Input Current I <sub>INL</sub> or I <sub>INH</sub> C <sub>IN</sub> , Digital Input Capacitance	0.005	2.0 0.8 ±0.1	V min V max μA typ μA max pF typ	$V_{IN} = V_{INL}$ or $V_{INH}$
DYNAMIC CHARACTERISTICS <sup>2</sup> t <sub>TRANSITION</sub> Break-Before-Make Time Delay, t <sub>D</sub> t <sub>ON</sub> (EN) t <sub>OFF</sub> (EN) Charge Injection	18 8 18 8 ±3	30 1 30 15	ns typ ns max ns typ ns min ns typ ns max ns typ ns max pC typ	$R_{L} = 300 \Omega, C_{L} = 35 \text{ pF}; \text{ Test Circuit 5} \\ V_{S1} = 2 \text{ V/0 V}, V_{S2} = 0 \text{ V/2 V} \\ R_{L} = 300 \Omega, C_{L} = 35 \text{ pF} \\ V_{S} = 2 \text{ V}; \text{ Test Circuit 6} \\ R_{L} = 300 \Omega, C_{L} = 35 \text{ pF} \\ V_{S} = 2 \text{ V}; \text{ Test Circuit 7} \\ R_{L} = 300 \Omega, C_{L} = 35 \text{ pF} \\ V_{S} = 2 \text{ V}; \text{ Test Circuit 7} \\ R_{L} = 300 \Omega, C_{L} = 35 \text{ pF} \\ V_{S} = 2 \text{ V}; \text{ Test Circuit 7} \\ R_{L} = 300 \Omega, C_{L} = 35 \text{ pF} \\ V_{S} = 1.5 \text{ V}, R_{S} = 0 \Omega, C_{L} = 1 \text{ nF}; \\ \text{Test Circuit 8} \\ R_{L} = 50 \Omega, C_{L} = 5 \text{ pF} \text{ for a methan of } C_{L} = 10 \text{ MHz}$
Off Isolation Channel-to-Channel Crosstalk -3 dB Bandwidth C <sub>s</sub> (OFF) C <sub>D</sub> (OFF) ADG758 ADG759 C <sub>D</sub> , C <sub>s</sub> (ON) ADG758	-60 -80 -60 -80 55 13 85 42 96		dB typ dB typ dB typ dB typ MHz typ pF typ pF typ pF typ pF typ	$ \begin{array}{l} R_{L} = 50 \ \Omega, \ C_{L} = 5 \ pF, \ f = 10 \ MHz \\ R_{L} = 50 \ \Omega, \ C_{L} = 5 \ pF, \ f = 1 \ MHz; \\ Test \ Circuit \ 9 \\ R_{L} = 50 \ \Omega, \ C_{L} = 5 \ pF, \ f = 10 \ MHz \\ R_{L} = 50 \ \Omega, \ C_{L} = 5 \ pF, \ f = 1 \ MHz; \\ Test \ Circuit \ 10 \\ R_{L} = 50 \ \Omega, \ C_{L} = 5 \ pF; \ Test \ Circuit \ 11 \\ f = 1 \ MHz \\ \end{array} $
ADG759 POWER REQUIREMENTS I <sub>DD</sub>	0.001	1.0	μA typ μA max	f = 1  MHz f = 1  MHz $V_{DD} = 3.3 \text{ V}$ Digital Inputs = 0 V or 3.3 V

NOTES

<sup>1</sup>Temperature ranges are as follows: B Version: -40°C to +85°C.

<sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

# ADG758/ADG759-SPECIFICATIONS<sup>1</sup>

**DUAL SUPPLY** ( $V_{DD}$  = +2.5 V ± 10%,  $V_{SS}$  = -2.5 V ± 10%, GND = 0 V, unless otherwise noted.)

	B Vers	sion		
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
	+23 C	10 +83 C	Unit	Test Conditions/Comments
ANALOG SWITCH Analog Signal Range ON Resistance (R <sub>ON</sub> )	2.5 4.5	$V_{SS}$ to $V_{DD}$	V Ω typ Ω max	$V_{S} = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10$ mA; Test Circuit 1
$\begin{array}{l} \text{ON Resistance Match Between} \\ \text{Channels } (\Delta R_{ON}) \\ \text{ON Resistance Flatness } (R_{FLAT(ON)}) \end{array}$	0.6	0.4 0.8 1.0	Ω typ Ω max Ω typ Ω max	$V_{S} = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10$ mA $V_{S} = V_{SS}$ to $V_{DD}$ , $I_{DS} = 10$ mA
		110		
LEAKAGE CURRENTS Source OFF Leakage I <sub>S</sub> (OFF)	$\pm 0.01 \\ \pm 0.1$	±0.3	nA typ nA max	$V_{DD}$ = +2.75 V, $V_{SS}$ = -2.75 V $V_S$ = +2.25 V/-1.25 V, $V_D$ = -1.25 V/+2.25 V; Test Circuit 2
Drain OFF Leakage $I_D$ (OFF)	$\pm 0.01$ $\pm 0.1$	±0.75	nA typ nA max	$V_{\rm S}$ = +2.25 V/-1.25 V, $V_{\rm D}$ = -1.25 V/+2.25 V; Test Circuit 3
Channel ON Leakage $I_D$ , $I_S$ (ON)	$\pm 0.01 \\ \pm 0.1$	±0.75	nA typ nA max	$V_{\rm S} = V_{\rm D} = +2.25 \text{ V}/-1.25 \text{ V};$ Test Circuit 4
DIGITAL INPUTS Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub> Input Current		1.7 0.7	V min V max	
I <sub>INL</sub> or I <sub>INH</sub>	0.005	$\pm 0.1$	μA typ μA max	$V_{IN} = V_{INL}$ or $V_{INH}$
C <sub>IN</sub> , Digital Input Capacitance	2		pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>				
t <sub>TRANSITION</sub>	14		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; Test Circuit 5
Break-Before-Make Time Delay, $t_D$	8	25 1	ns max ns typ ns min	$V_{S} = 1.5 \text{ V/0 V}; \text{ Test Circuit 5}$ $R_{L} = 300 \Omega, C_{L} = 35 \text{ pF}$ $V_{S} = 1.5 \text{ V}; \text{ Test Circuit 6}$
$t_{ON}$ (EN)	14	25	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 pF$ $V_S = 1.5 V$ ; Test Circuit 7
t <sub>OFF</sub> (EN)	8	15	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 pF$ $V_S = 1.5 V$ ; Test Circuit 7
Charge Injection	±3		pC typ	$V_S = 0 V, R_S = 0 \Omega, C_L = 1 nF;$ Test Circuit 8
Off Isolation	$-60 \\ -80$		dB typ dB typ	$R_{L} = 50 \Omega, C_{L} = 5 pF, f = 10 MHz$ $R_{L} = 50 \Omega, C_{L} = 5 pF, f = 1 MHz;$ Test Circuit 9
Channel-to-Channel Crosstalk	-60 -80		dB typ dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , f = 10 MHz $R_L = 50 \Omega$ , $C_L = 5 pF$ , f = 1 MHz; Test Circuit 10
–3 dB Bandwidth	55		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Test Circuit 11
C <sub>s</sub> (OFF) C <sub>D</sub> (OFF)	13		pF typ	f = 1 MHz
ADG758	85		pF typ	f = 1 MHz
ADG759 C <sub>D</sub> , C <sub>S</sub> (ON)	42		pF typ	f = 1 MHz
ADG758 ADG759	96 48		pF typ pF typ	f = 1 MHz f = 1 MHz
	10		Pr 13P	
POWER REQUIREMENTS I <sub>DD</sub>	0.001	1.0	μA typ μA max	$V_{DD}$ = +2.75 V Digital Inputs = 0 V or 2.75 V
I <sub>SS</sub>	0.001	1.0	μA typ μA max	V <sub>SS</sub> = -2.75 V Digital Inputs = 0 V or 2.75 V

NOTES

<sup>1</sup>Temperature range is as follows: B Version: -40°C to +85°C.

<sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

 $(T_A = 25^{\circ}C, \text{ unless otherwise noted.})$ 

Chip Scale Package,
$\theta_{JA}$ Thermal Impedance
Lead Temperature, Soldering
Vapor Phase (60 sec) 215°C
Infrared (15 sec) 220°C

NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup>Overvoltages at EN, A, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG758/ADG759 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



#### Table I. ADG758 Truth Table

A2	A1	A0	EN	Switch Condition
X	X	X	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8


X = Don't Care

Table II. ADG759 Truth Table


A1	A0	EN	ON Switch Pair
X	X	0	NONE
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

X = Don't Care

#### **PIN CONFIGURATIONS**



NC = NO CONNECT EXPOSED PAD TIED TO SUBSTRATE, V<sub>SS</sub>



NC = NO CONNECT EXPOSED PAD TIED TO SUBSTRATE, V<sub>SS</sub>


#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADG758BCP	-40°C to +85°C	20-Lead Chip Scale Package (CSP)	CP-20
ADG759BCP	-40°C to +85°C	20-Lead Chip Scale Package (CSP)	CP-20


### TERMINOLOGY

V <sub>DD</sub>	Most Positive Power Supply Potential
V <sub>SS</sub>	Most Negative Power Supply in a dual-supply application. In single-supply applications, this should be tied to ground at the device.
GND	Ground (0 V) Reference
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
IN	Logic Control Input
R <sub>ON</sub>	Ohmic Resistance between D and S
R <sub>FLAT(ON)</sub>	Flatness is defined as the difference between the maximum and minimum value of ON resistance as measured over the specified analog signal range.
I <sub>S</sub> (OFF)	Source Leakage Current with the Switch OFF
I <sub>D</sub> (OFF)	Drain leakage Current with the Switch OFF
$I_D, I_S (ON)$	Channel Leakage current with the Switch ON
$V_{\rm D}\left(V_{\rm S} ight)$	Analog Voltage on Terminals D, S
C <sub>S</sub> (OFF)	OFF Switch Source Capacitance. Measured with reference to ground.
C <sub>D</sub> (OFF)	OFF Switch Drain Capacitance. Measured with reference to ground.
$C_D, C_S(ON)$	ON Switch Capacitance. Measured with reference to ground.
C <sub>IN</sub>	Digital Input Capacitance
t <sub>TRANSITION</sub>	Delay Time measured between the 50% and 90% points of the digital inputs and the switch ON condition when switching from one address state to another.
t <sub>ON</sub> (EN)	Delay Time between the 50% and 90% points of the EN digital input and the switch ON condition.
t <sub>OFF</sub> (EN)	Delay Time between the 50% and 90% points of the EN digital input and the switch OFF condition.
t <sub>OPEN</sub>	OFF Time measured between the 80% points of both switches when switching from one address state to another.
Off Isolation	A measure of unwanted signal coupling through an OFF switch.
Crosstalk	A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance.
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
On Response	The Frequency Response of the ON Switch.
On Loss	The Loss Due to the ON Resistance of the Switch
V <sub>INL</sub>	Maximum Input Voltage for Logic "0"
V <sub>INH</sub>	Minimum Input Voltage for Logic "1"
$I_{INL} \left( I_{INH} \right)$	Input Current of the Digital Input
I <sub>DD</sub>	Positive Supply Current
I <sub>SS</sub>	Negative Supply Current


### **Typical Performance Characteristics-ADG758/ADG759**




TPC 1. ON Resistance as a Function of  $V_{\rm D}$  (V\_{\rm S}) for Single Supply




TPC 2. ON Resistance as a Function of  $V_D$  ( $V_S$ ) for Dual Supply




TPC 3. ON Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Single Supply




TPC 4. ON Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Single Supply




TPC 5. ON Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Dual Supply




TPC 6. Leakage Currents as a Function of  $V_D$  ( $V_S$ )




TPC 7. Leakage Currents as a Function of  $V_D$  ( $V_S$ )




TPC 8. Leakage Currents as a Function of  $V_D$  ( $V_S$ )




TPC 9. Leakage Currents as a Function of Temperature




TPC 10. Leakage Currents as a Function of Temperature




TPC 11. Supply Current vs. Input Switching Frequency




TPC 12. OFF Isolation vs. Frequency



TPC 13. Crosstalk vs. Frequency




TPC 15. Charge Injection vs. Source Voltage




TPC 14. ON Response vs. Frequency


## **Test Circuits**




Test Circuit 1. ON Resistance




Test Circuit 2. I<sub>S</sub> (OFF)




Test Circuit 3. I<sub>D</sub> (OFF)



Test Circuit 4. I<sub>D</sub> (ON)




Test Circuit 5. Switching Time of Multiplexer, t<sub>TRANSITION</sub>




\*SIMILAR CONNECTION FOR ADG759

Test Circuit 6. Break-Before-Make Delay, t<sub>OPEN</sub>




\_\_\_\_\_






**\*SIMILAR CONNECTION FOR ADG759** 


Test Circuit 8. Charge Injection



Test Circuit 9. OFF Isolation



Test Circuit 10. Channel-to-Channel Crosstalk



Test Circuit 11. Bandwidth


#### **Power-Supply Sequencing**

When using CMOS devices, care must be taken to ensure correct power-supply sequencing. Incorrect power-supply sequencing can result in the device being subjected to stresses beyond the maximum ratings listed in the data sheet. Digital and analog inputs should always be applied after power supplies and ground. For single-supply operation,  $V_{SS}$  should be tied to GND as close to the device as possible.

### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

### 20-Lead Chip Scale Package (CP-20)



## **Revision History**

Location	Page
Data Sheet changed from REV. 0 to REV. A.	
Edits to General Description section	1
Update Outline Drawings	12