

# ADSP-2106x SHARC® DSP Microcomputer Family

### ADSP-21061/ADSP-21061L

#### **SUMMARY**

High Performance Signal Computer for Speech, Sound, Graphics and Imaging Applications

Super Harvard Architecture Computer (SHARC) —
Four Independent Buses for Dual Data, Instructions,
and I/O

32-Bit IEEE Floating-Point Computation Units— Multiplier, ALU and Shifter

1 Megabit On-Chip SRAM Memory and Integrated I/O Peripherals—A Complete System-On-A-Chip

**Integrated Multiprocessing Features** 

#### **KEY FEATURES**

50 MIPS, 20 ns Instruction Rate, Single-Cycle Instruction Execution

120 MFLOPS Peak, 80 MFLOPS Sustained Performance
Dual Data Address Generators with Modulo and BitReverse Addressing

Efficient Program Sequencing with Zero-Overhead Looping: Single-Cycle Loop Setup

IEEE JTAG Standard 1149.1 Test Access Port and On-Chip Emulation

240-Lead MQFP Package

225-Ball Plastic Ball Grid Array (PBGA)

Pin-Compatible with ADSP-21060 (4 Mbit) and ADSP-21062 (2 Mbit)

Flexible Data Formats and 40-Bit Extended Precision 32-Bit Single-Precision and 40-Bit Extended-Precision IEEE Floating-Point Data Formats

32-Bit Fixed-Point Data Format, Integer and Fractional, with 80-Bit Accumulators

#### **Parallel Computations**

Single-Cycle Multiply and ALU Operations in Parallel with Dual Memory Read/Writes and Instruction Fetch

Multiply with Add and Subtract for Accelerated FFT Butterfly Computation

1024-Point Complex FFT Benchmark: 0.37 ms (18,221 Cycles)

#### 1 Megabit Configurable On-Chip SRAM

Dual-Ported for Independent Access by Core Processor and DMA

Configurable as 32K Words Data Memory (32-Bit), 16K Words Program Memory (48-Bit) or Combinations of Both Up to 1 Mbit

#### Off-Chip Memory Interfacing

4-Gigawords Addressable (32-Bit Address)

Programmable Wait State Generation, Page-Mode DRAM Support




Figure 1. ADSP-21061/ADSP-21061L Block Diagram

SHARC is a registered trademark of Analog Devices, Inc.

#### REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

**DMA Controller**6 DMA Channels

Background DMA Transfers at 50 MHz, in Parallel with Full-Speed Processor Execution

Performs Transfers Between ADSP-21061 Internal Memory and External Memory, External Peripherals, Host Processor, or Serial Ports

**Host Processor Interface** 

Efficient Interface to 16- and 32-Bit Microprocessors Host can Directly Read/Write ADSP-21061 Internal Memory Multiprocessing

Glueless Connection for Scalable DSP Multiprocessing Architecture

Distributed On-Chip Bus Arbitration for Parallel Bus Connect of Up To Six ADSP-21061s Plus Host 300 Mbytes/s Transfer Rate Over Parallel Bus

#### Serial Ports

Two 40 Mbit/s Synchronous Serial Ports Independent Transmit and Receive Functions 3- to 32-Bit Data Word Width μ-Law/A-Law Hardware Companding TDM Multichannel Mode Multichannel Signaling Protocol

TABLE OF CONTENTS	ADSP-21061L EZ-ICE Emulator (Jumpers in Place) 12
GENERAL DESCRIPTION	Figure 6. JTAG Scan Path Connections for Multiple
ADSP-21000 FAMILY CORE ARCHITECTURE 4	ADSP-21061/ADSP-21061L Systems
ADSP-21061 FEATURES 4	Figure 7. JTAG Clocktree for Multiple ADSP-21061/
DEVELOPMENT TOOLS 8	ADSP-21061L Systems
ADDITIONAL INFORMATION 8	Figure 8. Clock Input
PIN DESCRIPTIONS 9	Figure 9. Reset
TARGET BOARD CONNECTOR FOR EZ-ICE®	Figure 10. Interrupts
PROBE	Figure 11. Timer
RECOMMENDED OPERATING CONDITIONS (5 V) . 14	Figure 12. Flags
ELECTRICAL CHARACTERISTICS (5 V)	Figure 13. Memory Read—Bus Master 21
POWER DISSIPATION ADSP-21061 (5 V)	Figure 14. Memory Write—Bus Master
RECOMMENDED OPERATING CONDITIONS (3.3 V) 16	Figure 15. Synchronous Read/Write—Bus Master 24
ELECTRICAL CHARACTERISTICS (3.3 V) 16	Figure 16. Synchronous Read/Write—Bus Slave
POWER DISSIPATION ADSP-21061L (3.3 V)	Figure 17. Multiprocessor Bus Request and Host Bus
ABSOLUTE MAXIMUM RATINGS	Request
TIMING SPECIFICATIONS	Figure 18a. Synchronous REDY Timing
Memory Read—Bus Master	Figure 18b. Asynchronous Read/Write—Host to
Memory Write—Bus Master	ADSP-21061/ADSP-21061L
Synchronous Read/Write—Bus Master	Figure 19a. Three-State Timing (Bus Transition Cycle,
Synchronous Read/Write—Bus Slave	SBTS Assertion)
Multiprocessor Bus Request and Host Bus Request 26	Figure 19b. Three-State Timing (Host Transition Cycle) 31
Asynchronous Read/Write—Host to ADSP-21061 28	Figure 20. DMA Handshake Timing
Three-State Timing—Bus Master, Bus Slave,	Figure 21. Serial Ports
HBR, SBTS	Figure 22. External Late Frame Sync
DMA Handshake	Figure 23. JTAG Test Access Port and Emulation 37
Serial Ports	Figure 24. Output Enable/Disable
JTAG Test Access Port and Emulation	Figure 25. Equivalent Device Loading for AC Measurements
OUTPUT DRIVE CURRENTS	(Includes All Fixtures)
POWER DISSIPATION	Figure 26. Voltage Reference Levels for AC Measurements
TEST CONDITIONS	(Except Output Enable/Disable)
ENVIRONMENTAL CONDITIONS	Figure 27. ADSP-2106x Typical Drive Currents
240-LEAD METRIC MQFP PIN CONFIGURATIONS 42	$(V_{DD} = 5 V)$
OUTLINE DIMENSIONS	Figure 28. Typical Output Rise Time (10%–90% V <sub>DD</sub> ) vs.
ADSP-21061L 225-Ball Plastic Ball Grid Array (PBGA)	Load Capacitance ( $V_{DD} = 5 \text{ V}$ )
Package Pinout	Figure 29. Typical Output Rise Time (0.8 V-2.0 V) vs. Load
225-Ball Plastic Ball Grid Array (PBGA) Package Pinout 46	Capacitance ( $V_{DD} = 5 \text{ V}$ )
OUTLINE DIMENSIONS	Figure 30. Typical Output Delay or Hold vs. Load Capacitance
ORDERING GUIDE	(at Maximum Case Temperature) $(V_{DD} = 5 \text{ V}) \dots 40$
	Figure 31. ADSP-2106x Typical Drive Currents
FIGURES	$(V_{DD} = 3.3 \text{ V})$
Figure 1. ADSP-21061/ADSP-21061L Block Diagram 1	Figure 32. Typical Output Rise Time (10%–90% $V_{DD}$ ) vs.
Figure 2. ADSP-21061/ADSP-21061L System 4	Load Capacitance ( $V_{DD} = 3.3 \text{ V}$ )
Figure 3. Multiprocessing System 6	Figure 33. Typical Output Rise Time (0.8 V-2.0 V) vs. Load
Figure 4. ADSP-21061/ADSP-21061L Memory Map 7	Capacitance ( $V_{DD} = 3.3 \text{ V}$ )
Figure 5. Target Board Connector For ADSP-21061/	Figure 34. Typical Output Delay or Hold vs. Load Capacitance
EZ-ICE is a registered trademark of Analog Devices, Inc.	(at Maximum Case Temperature) ( $V_{DD} = 3.3 \text{ V}$ ) 41



#### **GENERAL NOTE**

This data sheet represents production released specifications for the ADSP-21061 5 V and ADSP-21061L 3.3 V processors. ADSP-21061 is used throughout this data sheet to refer to both devices unless expressly noted.

#### GENERAL DESCRIPTION

The ADSP-21061 is a member of the powerful SHARC family of floating point processors. The SHARC—Super Harvard Architecture Computer—are signal processing microcomputers that offer new capabilities and levels of integration and performance. The ADSP-21061 is a 32-bit processor optimized for high performance DSP applications. The ADSP-21061 combines the ADSP-21000 DSP core with a dual-ported on-chip SRAM and an I/O processor with a dedicated I/O bus to form a complete system-in-a-chip.

Fabricated in a high-speed, low-power CMOS process, the ADSP-21061 has a 20 ns instruction cycle time operating at up to 50 MIPS. With its on-chip instruction cache, the processor can execute every instruction in a single cycle. Table I shows performance benchmarks for the ADSP-21061/ADSP-21061L.

The ADSP-21061 SHARC combines a high-performance floating-point DSP core with integrated, on-chip system features, including a 1 Mbit SRAM memory, host processor interface, DMA controller, serial ports and parallel bus connectivity for glueless DSP multiprocessing.

Figure 1 shows a block diagram of the ADSP-21061/ADSP-21061L, illustrating the following architectural features:

Computation Units (ALU, Multiplier and Shifter) with a Shared Data Register File

Data Address Generators (DAG1, DAG2)

Program Sequencer with Instruction Cache

Interval Timer

1 Mbit On-Chip SRAM

External Port for Interfacing to Off-Chip Memory and

Peripherals

Host Port & Multiprocessor Interface

DMA Controller

Serial Ports

JTAG Test Access Port

Figure 2 shows a typical single-processor system. A multi-processing system is shown in Figure 3.

Table I. ADSP-21061/ADSP-21061L Benchmarks (@ 50 MHz)

1024-Pt. Complex FFT	0.37 ms	18,221 Cycles
(Radix 4, with Digit Reverse)		
FIR Filter (per Tap)	20 ns	1 Cycle
IIR Filter (per Biquad)	80 ns	4 Cycles
Divide (y/x)	120 ns	6 Cycles
Inverse Square Root $(1/\sqrt{x})$	180 ns	9 Cycles
DMA Transfer Rate	300 Mbytes/s	
	-	

REV. B –3–

#### **ADSP-21000 FAMILY CORE ARCHITECTURE**

The ADSP-21061 includes the following architectural features of the ADSP-21000 family core. The ADSP-21061 is code and function compatible with the ADSP-21060/ADSP-21062 and the ADSP-21020.

#### **Independent, Parallel Computation Units**

The arithmetic/logic unit (ALU), multiplier and shifter all perform single-cycle instructions. The three units are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. These computation units support IEEE 32-bit single-precision floating-point, extended precision 40-bit floating-point and 32-bit fixed-point data formats.




Figure 2. ADSP-21061/ADSP-21061L System

#### Data Register File

A general purpose data register file is used for transferring data between the computation units and the data buses, and for storing intermediate results. This 10-port, 32-register (16 primary, 16 secondary) register file, combined with the ADSP-21000 Harvard architecture, allows unconstrained data flow between computation units and internal memory.

### Single-Cycle Fetch of Instruction and Two Operands

The ADSP-21061 features an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data (see Figure 1). With its separate program and data memory buses and on-chip instruction cache, the processor can simultaneously fetch two operands and an instruction (from the cache), all in a single cycle.

#### **Instruction Cache**

The ADSP-21061 includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and two data values. The cache is selective—only the instructions whose fetches conflict with PM bus data accesses are cached. This allows full-speed execution of core, looped operations such as digital filter multiply-accumulates and FFT butterfly processing.

#### Data Address Generators with Hardware Circular Buffers

The ADSP-21061's two data address generators (DAGs) implement circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The ADSP-21061 two DAGs contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reducing overhead, increasing performance and simplifying implementation. Circular buffers can start and end at any memory location.

#### Flexible Instruction Set

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the ADSP-21061 can conditionally execute a multiply, an add, a subtract and a branch, all in a single instruction.

#### **ADSP-21061 FEATURES**

Augmenting the ADSP-21000 family core, the ADSP-21061 adds the following architectural features:

#### **Dual-Ported On-Chip Memory**

The ADSP-21061 contains 1 megabit of on-chip SRAM, organized as two banks of 0.5 Mbits each. Each bank has eight 16-bit columns with 4K 16-bit words per column. Each memory block is dual-ported for single-cycle, independent accesses by the core processor and I/O processor or DMA controller. The dual-ported memory and separate on-chip buses allow two data transfers from the core and one from I/O, all in a single cycle (see Figure 4 for the ADSP-21061 Memory Map).

On the ADSP-21061, the memory can be configured as a maximum of 32K words of 32-bit data, 64K words for 16-bit data, 16K words of 48-bit instructions (and 40-bit data) or combinations of different word sizes up to 1 megabit. All the memory can be accessed as 16-bit, 32-bit or 48-bit.

A 16-bit floating-point storage format is supported that effectively doubles the amount of data that may be stored on chip. Conversion between the 32-bit floating-point and 16-bit floating-point formats is done in a single instruction.

While each memory block can store combinations of code and data, accesses are most efficient when one block stores data, using the DM bus for transfers, and the other block stores instructions and data, using the PM bus for transfers. Using the DM and PM buses in this way, with one dedicated to each memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache. Single-cycle execution is also maintained when one of the data operands is transferred to or from off-chip, via the ADSP-21061's external port.

–4– REV. B

#### Off-Chip Memory and Peripherals Interface

The ADSP-21061's external port provides the processor's interface to off-chip memory and peripherals. The 4-gigaword off-chip address space is included in the ADSP-21061's unified address space. The separate on-chip buses—for program memory, data memory and I/O—are multiplexed at the external port to create an external system bus with a single 32-bit address bus and a single 48-bit (or 32-bit) data bus. The on-chip Super Harvard Architecture provides three-bus performance, while the off-chip unified address space gives flexibility to the designer.

Addressing of external memory devices is facilitated by on-chip decoding of high order address lines to generate memory bank select signals. Separate control lines are also generated for simplified addressing of page-mode DRAM. The ADSP-21061 provides programmable memory wait states and external memory acknowledge controls to allow interfacing to DRAM and peripherals with variable access, hold and disable time requirements.

#### **Host Processor Interface**

The ADSP-21061's host interface allows easy connection to standard microprocessor buses, both 16-bit and 32-bit, with little additional hardware required. Asynchronous transfers at speeds up to the full clock rate of the processor are supported. The host interface is accessed through the ADSP-21061's external port and is memory-mapped into the unified address space. Two channels of DMA are available for the host interface; code and data transfers are accomplished with low software overhead.

The host processor requests the ADSP-21061's external bus with the host bus request  $(\overline{HBR})$ , host bus grant  $(\overline{HBG})$  and ready (REDY) signals. The host can directly read and write the internal memory of the ADSP-21061, and can access the DMA channel setup and mailbox registers. Vector interrupt support is provided for efficient execution of host commands.

#### **DMA Controller**

The ADSP-21061's on-chip DMA controller allows zerooverhead, nonintrusive data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions.

DMA transfers can occur between the ADSP-21061's internal memory and either external memory, external peripherals, or a host processor. DMA transfers can also occur between the ADSP-21061's internal memory and its serial ports. DMA transfers between external memory and external peripheral devices are another option. External bus packing to 16-, 32-or 48-bit words is performed during DMA transfers.

Six channels of DMA are available on the ADSP-21061—four via the serial ports, and two via the processor's external port (for either host processor, other ADSP-21061s, memory or I/O transfers). Programs can be downloaded to the ADSP-21061 using DMA transfers. Asynchronous off-chip peripherals can control two DMA channels using DMA Request/Grant lines  $(\overline{DMAR}_{1-2}, \overline{DMAG}_{1-2})$ . Other DMA features include interrupt generation upon completion of DMA transfers and DMA chaining for automatic linked DMA transfers.

#### **Serial Ports**

The ADSP-21061 features two synchronous serial ports that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices. The serial ports can operate at the full clock rate of the processor, providing each with a maximum data rate of 40 Mbit/s. Independent transmit and receive functions provide greater flexibility for serial communications. Serial port data can be automatically transferred to and from on-chip memory via DMA. Each of the serial ports offers TDM multichannel mode.

The serial ports can operate with little-endian or big-endian transmission formats, with word lengths selectable from three bits to 32 bits. They offer selectable synchronization and transmit modes as well as optional  $\mu$ -law or A-law companding. Serial port clocks and frame syncs can be internally or externally generated. The serial ports also include keyword and keymask features to enhance interprocessor communication.

#### Multiprocessing

The ADSP-21061 offers powerful features tailored to multiprocessing DSP systems. The unified address space allows direct interprocessor accesses of each ADSP-21061's internal memory. Distributed bus arbitration logic is included on-chip for simple, glueless connection of systems containing up to six ADSP-21061s and a host processor. Master processor changeover incurs only one cycle of overhead. Bus arbitration is selectable as either fixed or rotating priority. Bus lock allows indivisible read-modify-write sequences for semaphores. A vector interrupt is provided for interprocessor commands. Maximum throughput for interprocessor data transfer is 500 Mbytes/sec over the external port. Broadcast writes allow simultaneous transmission of data to all ADSP-21061s and can be used to implement reflective semaphores.

#### **Program Booting**

The internal memory of the ADSP-21061 can be booted at system power-up from either an 8-bit EPROM or a host processor. Selection of the boot source is controlled by the  $\overline{BMS}$  (Boot Memory Select), EBOOT (EPROM Boot), and LBOOT (Host Boot) pins. 32-bit and 16-bit host processors can be used for booting. See the  $\overline{BMS}$  pin in the Pin Function Descriptions section of this data sheet.

REV. B –5–




Figure 3. Multiprocessing System

-6- REV. B




Figure 4. ADSP-21061/ADSP-21061L Memory Map

REV. B -7-

### Porting Code from ADSP-21060 or ADSP-21062 to the ADSP-21061

The ADSP-21061 is pin compatible with the ADSP-21060/ADSP-21061/ADSP-21062 processors. The ADSP-21061 pins that correspond to the Link Port pins of the ADSP-21060/ADSP-21062 are no-connects.

The ADSP-21061 is object code compatible with the ADSP-21060/ADSP-21062 except for the following functional changes:

The ADSP-21061 memory is organized into two blocks with eight columns that are 4K deep per block. The ADSP-21060/ADSP-21062 memory has 16 columns per block. Link port functions are not available.

Handshake external port DMA pins  $\overline{\rm DMAR2}$  and  $\overline{\rm DMAG2}$  are assigned to external port DMA Channel 6 instead of Channel 8.

2-D DMA capability of the SPORT is not available.

The modify registers in SPORT DMA are not programmable.

On the ADSP-21061, Block 0 starts at the beginning of internal memory, normal word address 0x0002 0000. Block 1 starts at the end of Block 0, with contiguous addresses. The remaining addresses in internal memory are divided into blocks that alias into Block 1. This allows any code or data stored in Block 1 on the ADSP-21062 to retain the same addresses on the ADSP-21061—these addresses will alias into the actual Block 1 of each processor.

If you develop your application using the ADSP-21062, but will migrate to the ADSP-21061, use only the first eight columns of each memory bank. Limit your application to 8K of instructions or up to 16K of data in each bank of the ADSP-21062, or any combinations of instructions or data that does not exceed the memory bank.

#### **DEVELOPMENT TOOLS**

The ADSP-21061 is supported with a complete set of software and hardware development tools, including an EZ-ICE In-Circuit Emulator, EZ-Kit Lite, and development software. The SHARC EZ-Kit Lite (ADDS-2106x-EZ-Lite) is a complete low cost package for DSP evaluation and prototyping. The EZ-Kit Lite contains an evaluation board with an ADSP-21061 (5 V) processor and provides a serial connection to your PC. The EZ-Kit Lite also includes an optimizing compiler, assembler, instruction level simulator, run-time libraries, diagnostic utilities and a complete set of example programs.

The same EZ-ICE hardware can be used for the ADSP-21060/ADSP-21062, to fully emulate the ADSP-21061, with the exception of displaying and modifying the two new SPORTS registers. The emulator will not display these two registers, but your code can use them.

Analog Devices ADSP-21000 Family Development Software includes an easy to use Assembler based on an algebraic syntax, Assembly Library/Librarian, Linker, instruction-level Simulator, an ANSI C optimizing Compiler, the CBUG<sup>TM</sup> C Source— Level Debugger and a C Runtime Library including DSP and mathematical functions. The Optimizing Compiler includes Numerical C extensions based on the work of the ANSI Numerical C Extensions Group. Numerical C provides extensions to the C language for array selections, vector math operations, complex data types, circular pointers and variably dimensioned arrays. The ADSP-21000 Family Development Software is available for both the PC and Sun platforms.

The EZ-ICE Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-21061 processor to monitor and control the target board processor during emulation. The EZ-ICE provides full-speed emulation, allowing inspection and modification of memory, registers, and processor stacks. Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing.

Further details and ordering information are available in the *ADSP-21000 Family Hardware and Software Development Tools* data sheet (ADDS-210xx-TOOLS). This data sheet can be requested from any Analog Devices sales office or distributor.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the SHARC processor family. Hardware tools include SHARC PC plug-in cards multiprocessor SHARC VME boards, and daughter and modules with multiple SHARCs and additional memory. These modules are based on the SHARCPAC™ module specification. Third Party software tools include an Ada compiler, DSP libraries, operating systems and block diagram design tools.

#### ADDITIONAL INFORMATION

-8-

This data sheet provides a general overview of the ADSP-21061 architecture and functionality. For detailed information on the ADSP-21000 Family core architecture and instruction set, refer to the *ADSP-2106x SHARC User's Manual*, Second Edition.

REV. B

#### PIN DESCRIPTIONS

ADSP-21061 pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for TRST).

Unused inputs should be tied or pulled to IVDD or IGND, except for ADDR<sub>31-0</sub>, DATA<sub>47-0</sub>, FLAG<sub>3-0</sub>,  $\overline{SW}$  and inputs that have internal pull-up or pull-down resistors ( $\overline{CPA}$ , ACK, DTx,

DRx, TCLKx, RCLKx, TMS and TDI)—these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

 $\begin{array}{ll} I = Input & S = Synchronous \\ (O/D) = Open \ Drain & O = Output & A = Asynchronous \end{array}$ 

G = Ground (A/D) = Active Drive

T = Three-State (when  $\overline{SBTS}$  is asserted, or when the

ADSP-2106x is a bus slave)

#### PIN FUNCTION DESCRIPTIONS

Pin	Type	Function
ADDR <sub>31-0</sub>	I/O/T	<b>External Bus Address</b> . The ADSP-21061 outputs addresses for external memory and peripherals on these pins. In a multiprocessor system the bus master outputs addresses for read/writes of the internal memory or IOP registers of other ADSP-2106xs. The ADSP-21061 inputs addresses when a host processor or multiprocessing bus master is reading or writing its internal memory or IOP registers.
DATA <sub>47-0</sub>	I/O/T	<b>External Bus Data</b> . The ADSP-21061 inputs and outputs data and instructions on these pins. The external data bus transfers 32-bit single-precision floating-point data and 32-bit fixed-point data over Bits 47-16. 40-bit extended-precision floating-point data is transferred over Bits 47-8 of the bus. 16-bit short word data is transferred over Bits 31-16 of the bus. Pull-up resistors on unused DATA pins are not necessary.
MS <sub>3-0</sub>	O/T	<b>Memory Select Lines</b> . These lines are asserted (low) as chip selects for the corresponding banks of external memory. Memory bank size must be defined in the ADSP-21061's system control register (SYSCON). The $\overline{\text{MS}}_{3-0}$ lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the $\overline{\text{MS}}_{3-0}$ lines are inactive; they are active, however, when a conditional memory access instruction is executed, whether or not the condition is true. $\overline{\text{MS}}_0$ can be used with the PAGE signal to implement a bank of DRAM memory (Bank 0). In a multiprocessor system the $\overline{\text{MS}}_{3-0}$ lines are output by the bus master.
RD	I/O/T	<b>Memory Read Strobe</b> . This pin is asserted (low) when the ADSP-21061 reads from external memory devices or from the internal memory of other ADSP-21061s. External devices (including other ADSP-21061s) must assert $\overline{\text{RD}}$ to read from the ADSP-21061's internal memory. In a multiprocessor system $\overline{\text{RD}}$ is output by the bus master and is input by all other ADSP-21061s.
WR	I/O/T	<b>Memory Write Strobe</b> . This pin is asserted (low) when the ADSP-21061 writes to external memory devices or to the internal memory of other ADSP-21061s. External devices must assert $\overline{WR}$ to write to the ADSP-21061's internal memory. In a multiprocessor system $\overline{WR}$ is output by the bus master and is input by all other ADSP-21061s.
PAGE	O/T	<b>DRAM Page Boundary</b> . The ADSP-21061 asserts this pin to signal that an external DRAM page boundary has been crossed. DRAM page size must be defined in the ADSP-21061's memory control register (WAIT). DRAM can only be implemented in external memory Bank 0; the PAGE signal can only be activated for Bank 0 accesses. In a multiprocessor system PAGE is output by the bus master.
ADRCLK	O/T	<b>Address Clock</b> for synchronous external memories. Addresses on ADDR <sub>31-0</sub> are valid before the rising edge of ADRCLK. In a multiprocessing system ADRCLK is output by the bus master.
SW	I/O/T	<b>Synchronous Write Select</b> . This signal is used to interface the ADSP-2106x to synchronous memory devices (including other ADSP-21061s). The ADSP-21061 asserts $\overline{SW}$ (low) to provide an early indication of an impending write cycle, which can be aborted if $\overline{WR}$ is not later asserted (e.g. in a conditional write instruction). In a multiprocessor system, $\overline{SW}$ is output by the bus master and is input by all other ADSP-21061s to determine if the multiprocessor memory access is a read or write. $\overline{SW}$ is asserted at the same time as the address output. A host processor using synchronous writes must assert this pin when writing to the ADSP-21061(s).
ACK	I/O/S	Memory Acknowledge. External devices can deassert ACK (low) to add wait states to an external memory access. ACK is used by I/O devices, memory controllers or other peripherals to hold off completion of an external memory access. The ADSP-21061 deasserts ACK as an output to add wait states to a synchronous access of its internal memory. In a multiprocessor system, a slave ADSP-21061 deasserts the bus master's ACK input to add wait state(s) to an access of its internal memory. The bus master has a keeper latch on its ACK pin that maintains the input at the level it was last driven to.

REV. B –9–

Pin	Type	Function
SBTS	I/S	Suspend Bus Three-State. External devices can assert $\overline{\text{SBTS}}$ (low) to place the external bus address, data, selects, and strobes in a high impedance state for the following cycle. If the ADSP-21061 attempts to access external memory while $\overline{\text{SBTS}}$ is asserted, the processor will halt and the memory access will not be completed until $\overline{\text{SBTS}}$ is deasserted. $\overline{\text{SBTS}}$ should only be used to recover from PAGE faults or host processor/ADSP-21061 deadlock.
$\overline{IRQ}_{2-0}$	I/A	Interrupt Request Lines. May be either edge-triggered or level-sensitive.
FLAG <sub>3-0</sub>	I/O/A	<b>Flag Pins</b> . Each is configured via control bits as either an input or an output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.
TIMEXP	О	<b>Timer Expired</b> . Asserted for four cycles when the timer is enabled and TCOUNT decrements to zero.
HBR	I/A	<b>Host Bus Request</b> . Must be asserted by a host processor to request control of the ADSP-21061's external bus. When $\overline{HBR}$ is asserted in a multiprocessing system, the ADSP-21061 that is bus master will relinquish the bus and assert $\overline{HBG}$ . To relinquish the bus, the ADSP-21061 places the address, data, select, and strobe lines in a high impedance state. $\overline{HBR}$ has priority over all ADSP-21061 bus requests $(\overline{BR}_{6-1})$ in a multiprocessing system.
HBG	I/O	<b>Host Bus Grant</b> . Acknowledges an $\overline{HBR}$ bus request, indicating that the host processor may take control of the external bus. $\overline{HBG}$ is asserted (held low) by the ADSP-21061 until $\overline{HBR}$ is released. In a multiprocessing system, $\overline{HBG}$ is output by the ADSP-21061 bus master and is monitored by all others.
CS	I/A	Chip Select. Asserted by host processor to select the ADSP-21061.
REDY (O/D)	0	<b>Host Bus Acknowledge</b> . The ADSP-2106x deasserts REDY (low) to add wait states to an asynchronous access of its internal memory or IOP registers by a host. Open drain output (O/D) by default; can be programmed in ADREDY bit of SYSCON register to be active drive (A/D). REDY will only be output if the $\overline{\text{CS}}$ and $\overline{\text{HBR}}$ inputs are asserted.
DMAR1	I/A	DMA Request 1 (DMA Channel 7).
DMAR2	I/A	DMA Request 2 (DMA Channel 6).
DMAG1	O/T	DMA Grant 1 (DMA Channel 7).
DMAG2	O/T	DMA Grant 2 (DMA Channel 6).
$\overline{BR}_{6-1}$	I/O/S	<b>Multiprocessing Bus Requests.</b> Used by multiprocessing ADSP-21061s to arbitrate for bus mastership. An ADSP-21061 only drives its own $\overline{BR}x$ line (corresponding to the value of its $ID_{2-0}$ inputs) and monitors all others. In a multiprocessor system with less than six ADSP-21061s, the unused $\overline{BR}x$ pins should be tied high; the processor's own $\overline{BR}x$ line must not be tied high or low because it is an output.
ID <sub>2-0</sub>	I	<b>Multiprocessing ID</b> . Determines which multiprocessing bus request $(\overline{BR1}-\overline{BR6})$ is used by ADSP-21061. ID = 001 corresponds to $\overline{BR1}$ , ID = 010 corresponds to $\overline{BR2}$ , etc. ID = 000 in single-processor systems. These lines are a system configuration selection which should be hardwired or only changed at reset.
RPBA	I/S	<b>Rotating Priority Bus Arbitration Select.</b> When RPBA is high, rotating priority for multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration selection which must be set to the same value on every ADSP-21061. If the value of RPBA is changed during system operation, it must be changed in the same CLKIN cycle on every ADSP-21061.
CPA (O/D)	I/O	Core Priority Access. Asserting its $\overline{CPA}$ pin allows the core processor of an ADSP-21061 bus slave to interrupt background DMA transfers and gain access to the external bus. $\overline{CPA}$ is an open drain output that is connected to all ADSP-2106Ls in the system. The $\overline{CPA}$ pin has an internal 5 k $\Omega$ pull-up resistor. If core access priority is not required in a system, the $\overline{CPA}$ pin should be left unconnected.
DTx	О	<b>Data Transmit</b> (Serial Ports 0, 1). Each DT pin has a 50 k $\Omega$ internal pull-up resistor.
DRx	I	Data Receive (Serial Ports 0, 1). Each DR pin has a 50 kΩ internal pull-up resistor.
TCLKx	I/O	<b>Transmit Clock</b> (Serial Ports 0, 1). Each TCLK pin has a 50 k $\Omega$ internal pull-up resistor.
RCLKx	I/O	<b>Receive Clock</b> (Serial Ports 0, 1). Each RCLK pin has a 50 kΩ internal pull-up resistor.

-10- REV. B

Pin	Type	Function					
TFSx	I/O	Transmit Frame Sync (Serial Ports 0, 1).					
RFSx	I/O	Receive Frame Sync (Serial Ports 0, 1).					
EBOOT	I	<b>EPROM Boot Select</b> . When EBOOT is high, the ADSP-21061 is configured for booting from an 8-bit EPROM. When EBOOT is low, the LBOOT and BMS inputs determine booting mode. See table below. This signal is a system configuration selection which should be hardwired.					
LBOOT	I	Link Boot—Must be tied to GND.					
BMS	I/O/T*	<b>Boot Memory Select</b> . <i>Output</i> : Used as chip select for boot EPROM devices (when EBOOT = 1, LBOOT = 0). In a multiprocessor system, $\overline{BMS}$ is output by the bus master. <i>Input</i> : When low, indicates that no booting will occur and that ADSP-21061 will begin executing instructions from external memory. See table below. This input is a system configuration selection which should be hardwired.					
		*Three-statable only in EPROM boot mode (when $\overline{BMS}$ is an output).					
		EBOOT LBOOT BMS Booting Mode					
		1 0 Output EPROM (Connect BMS to EPROM chip select.)					
		0 0 1 (Input) Host Processor					
		0 0 (Input) No Booting. Processor executes from external memory.					
CLKIN	I	Clock In. External clock input to the ADSP-21061. The instruction cycle rate is equal to CLKIN. CLKIN may not be halted, changed, or operated below the specified frequency.					
RESET	I/A	<b>Processor Reset</b> . Resets the ADSP-21061 to a known state and begins execution at the program memory location specified by the hardware reset vector address. This input must be asserted (low) at power-up.					
TCK	I	Test Clock (JTAG). Provides an asynchronous clock for JTAG boundary scan.					
TMS	I/S	<b>Test Mode Select (JTAG)</b> . Used to control the test state machine. TMS has a 20 k $\Omega$ internal pull-up resistor.					
TDI	I/S	<b>Test Data Input (JTAG)</b> . Provides serial data for the boundary scan logic. TDI has a 20 k $\Omega$ internal pull-up resistor.					
TDO	О	Test Data Output (JTAG). Serial scan output of the boundary scan path.					
TRST	I/A	<b>Test Reset (JTAG)</b> . Resets the test state machine. $\overline{TRST}$ must be asserted (pulsed low) after power-up or held low for proper operation of the ADSP-21061. $\overline{TRST}$ has a 20 k $\Omega$ internal pull-up resistor.					
$\overline{ ext{EMU}}$	О	<b>Emulation Status</b> . Must be connected to the ADSP-21061 EZ-ICE target board connector <i>only</i> .					
ICSA	О	Reserved, leave unconnected.					
VDD	P	Power Supply; nominally +3.3 V dc for ADSP-21061L, +5.0 V dc for ADSP-21061.					
GND	G	Power Supply Return.					
NC		Do Not Connect. Reserved pins which must be left open and unconnected.					

REV. B -11-

#### TARGET BOARD CONNECTOR FOR EZ-ICE PROBE

The ADSP-2106x EZ-ICE Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-2106x to monitor and control the target board processor during emulation. The EZ-ICE probe requires the ADSP-2106x's CLKIN, TMS, TCK, TRST, TDI, TDO, EMU, and GND signals be made accessible on the target system via a 14-pin connector (a 2 row × 7 pin strip header) such as that shown in Figure 5. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your target board design if you intend to use the ADSP-2106x EZ-ICE. The total trace length between the EZ-ICE connector and the furthest device sharing the EZ-ICE JTAG pins should be limited to 15 inches maximum for guaranteed operation. This length restriction must include EZ-ICE JTAG signals that are routed to one or more ADSP-2106x devices, or a combination of ADSP-2106x devices and other JTAG devices on the chain.




Figure 5. Target Board Connector For ADSP-21061/ADSP-21061L EZ-ICE Emulator (Jumpers in Place)

The 14-pin, 2-row pin strip header is keyed at the Pin 3 location — Pin 3 must be removed from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be  $0.1 \times 0.1$  inches. Pin strip headers are available from vendors such as 3M, McKenzie and Samtec.

The BTMS, BTCK, BTRST and BTDI signals are provided so the test access port can also be used for board-level testing. When the connector is not being used for emulation, place jumpers between the Bxxx pins and the xxx pins. If the test access port will not be used for board testing, tie BTRST to GND and tie or pull BTCK up to VDD. The TRST pin must be asserted after power-up (through BTRST on the connector) or held low for proper operation of the ADSP-2106x. None of the Bxxx pins (Pins 5, 7, 9, 11) are connected on the EZ-ICE probe.

The JTAG signals are terminated on the EZ-ICE probe as follows:

Signal	Termination
TMS	Driven through 22 Ω Resistor (16 mA Driver)
TCK	Driven at 10 MHz through 22 Ω Resistor (16 mA
	Driver)
TRST*	Active Low Driven through 22 Ω Resistor (16 mA
	Driver) (Pulled Up by On-Chip 20 kΩ Resistor)
TDI	Driven by 22 Ω Resistor (16 mA Driver)
TDO	One TTL Load, Split Termination (160/220)
<u>CLKIN</u>	One TTL Load, Split Termination (160/220)
EMU	Active Low 4.7 kΩ Pull-Up Resistor, One TTL Load
	(Open-Drain Output from the DSP)

<sup>\*</sup>TRST is driven low until the EZ-ICE probe is turned on by the emulator at software start-up. After software start-up, TRST is driven high.

Figure 6 shows JTAG scan path connections for systems that contain multiple ADSP-2106x processors.




Figure 6. JTAG Scan Path Connections for Multiple ADSP-21061/ADSP-21061L Systems

–12– REV. B

Connecting CLKIN to Pin 4 of the EZ-ICE header is optional. The emulator only uses CLKIN when directed to perform operations such as starting, stopping and single-stepping multiple ADSP-2106x in a *synchronous* manner. If you do not need these operations to occur synchronously on the multiple processors, simply tie Pin 4 of the EZ-ICE header to ground.

If synchronous multiprocessor operations are needed and CLKIN is connected, clock skew between the multiple ADSP-21061x processors and the CLKIN pin on the EZ-ICE header *must be minimal*. If the skew is too large, synchronous operations may be off by one or more cycles between processors. For synchronous multiprocessor operation TCK, TMS, CLKIN and  $\overline{EMU}$  should be treated as critical signals in terms of skew, and

should be laid out as short as possible on your board. If TCK, TMS and CLKIN are driving a large number of ADSP-2106x (more than eight) in your system, then treat them as a clock tree using multiple drivers to minimize skew. (See Figure 7, JTAG Clock Tree, and Clock Distribution in the High Frequency Design Considerations section of the ADSP-2106x User's Manual, Second Edition.)

If synchronous multiprocessor operations are not needed (i.e., CLKIN is not connected), just use appropriate parallel termination on TCK and TMS. TDI, TDO, EMU and TRST are not critical signals in terms of skew.

For complete information on the SHARC EZ-ICE, see the *ADSP-21000 Family JTAG EZ-ICE User's Guide and Reference*.




Figure 7. JTAG Clocktree for Multiple ADSP-21061/ADSP-21061L Systems

REV. B –13–

### ADSP-21061—SPECIFICATIONS

### RECOMMENDED OPERATING CONDITIONS (5 V)

			K	K Grade	
Parameter		Test Conditions	Min	Max	Unit
$\overline{V_{DD}}$	Supply Voltage		4.75	5.25	V
$T_{CASE}$	Case Operating Temperature		0	+85	°C
$V_{IH1}$	High Level Input Voltage <sup>1</sup>	$@V_{DD} = max$	2.0	$V_{\rm DD} + 0.5$	V
$V_{IH2}$	High Level Input Voltage <sup>2</sup>	$@V_{DD} = max$	2.2	$V_{\rm DD} + 0.5$	V
$V_{\rm IL}$	Low Level Input Voltage <sup>1, 2</sup>	$@V_{DD} = min$	-0.5	0.8	V

#### NOTES

### **ELECTRICAL CHARACTERISTICS (5 V)**

Parameter	•	Test Conditions	Min	Max	Unit
$V_{OH}$	High Level Output Voltage <sup>1</sup>	@ $V_{DD}$ = min, $I_{OH}$ = -2.0 mA <sup>2</sup>	4.1		V
$V_{OL}$	Low Level Output Voltage <sup>1</sup>	$@V_{DD} = min, I_{OL} = 4.0 \text{ mA}^2$		0.4	V
$I_{IH}$	High Level Input Current <sup>3, 4</sup>	$@V_{DD} = max, V_{IN} = V_{DD} max$		10	μA
${ m I}_{ m IL}$	Low Level Input Current <sup>3</sup>	$@V_{DD} = max, V_{IN} = 0 V$		10	μA
${ m I_{ILP}}$	Low Level Input Current <sup>4</sup>	$@V_{DD} = max, V_{IN} = 0 V$		150	μA
$I_{OZH}$	Three-State Leakage Current <sup>5, 6, 7, 8</sup>	$@V_{\mathrm{DD}} = \mathrm{max}, V_{\mathrm{IN}} = V_{\mathrm{DD}}  \mathrm{max}$		10	μA
$I_{OZL}$	Three-State Leakage Current <sup>5, 9</sup>	$@V_{DD} = max, V_{IN} = 0 V$		10	μA
$I_{OZHP}$	Three-State Leakage Current <sup>9</sup>	$@V_{DD} = max, V_{IN} = V_{DD} max$		350	μA
$I_{OZLC}$	Three-State Leakage Current <sup>7</sup>	$@V_{DD} = max, V_{IN} = 0 V$		1.5	mA
$I_{OZLA}$	Three-State Leakage Current <sup>10</sup>	$@V_{DD} = max, V_{IN} = 1.5 \text{ V}$		350	μA
$I_{OZLAR}$	Three-State Leakage Current <sup>8</sup>	$@V_{DD} = max, V_{IN} = 0 V$		4.2	mA
$I_{OZLS}$	Three-State Leakage Current <sup>6</sup>	$@V_{DD} = max, V_{IN} = 0 V$		150	μA
$C_{IN}$	Input Capacitance <sup>11, 12</sup>	$f_{IN} = 1 \text{ MHz}, T_{CASE} = 25^{\circ}\text{C}, V_{IN} = 2.5 \text{ V}$		4.7	pF

#### NOTES

Specifications subject to change without notice.

-14- REV. B

 $<sup>\</sup>begin{tabular}{ll} $^1$Applies to input and bidirectional pins: $DATA_{47-0}$, $ADDR_{31-0}$, $$\overline{RD}$, $$\overline{WR}$, $$\overline{SW}$, $ACK$, $$\overline{SBTS}$, $$\overline{IRQ}_{2-0}$, $FLAG_{3-0}$, $$\overline{HBG}$, $\overline{CS}$, $$\overline{DMAR1}$, $$\overline{DMAR2}$, $$\overline{BR}_{6-1}$, $ID_{2-0}$, $PBA$, $$\overline{CPA}$, $TFS0$, $TFS1$, $RFS0$, $RFS1$, $LxDAT_{3-0}$, $LxCLK$, $LxACK$, $EBOOT$, $LBOOT$, $$\overline{BMS}$, $TMS$, $TDI$, $TCK$, $$\overline{HBR}$, $DR0$, $DR1$, $TCLK0$, $TCLK1$, $RCLK0$, $RCLK1$. $$^2$Applies to input pins: $CLKIN$, $$\overline{RESET}$, $$\overline{TRST}$.$ 

<sup>&</sup>lt;sup>1</sup>Applies to output and bidirectional pins: DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>,  $\overline{MS}_{3-0}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , PAGE, ADRCLK,  $\overline{SW}$ , ACK, FLAG<sub>3-0</sub>, TIMEXP,  $\overline{HBG}$ , REDY,  $\overline{DMAG1}$ ,  $\overline{DMAG2}$ ,  $\overline{BR}_{6-1}$ ,  $\overline{CPA}$ , DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT<sub>3-0</sub>, LxCLK, LxACK,  $\overline{BMS}$ , TD0,  $\overline{EMU}$ , ICSA. <sup>2</sup>See Output Drive Currents section for typical drive current capabilities.

<sup>&</sup>lt;sup>3</sup>Applies to input pins: ACK  $\overline{BBTS}$ ,  $\overline{IRQ}_{2-0}^2$ ,  $\overline{HBR}$ ,  $\overline{CS}$ ,  $\overline{DMARI}$ ,  $\overline{DMAR2}$ ,  $ID_{2-0}$ , RPBA, EBOOT, LBOOT, CLKIN,  $\overline{RESET}$ , TCK. Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID2-0=001 and another ADSP-2106x is not requesting bus mastership.)

<sup>&</sup>lt;sup>4</sup>Applies to input pins with internal pull-ups: DR0, DR1, TRST, TMS, TDI.

<sup>&</sup>lt;sup>5</sup>Applies to three-statable pins: DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>,  $\overline{MS}_{3-0}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , PAGE, ADRCLK,  $\overline{SW}$ , ACK, FLAG<sub>3-0</sub>, REDY,  $\overline{HBG}$ ,  $\overline{DMAG1}$ ,  $\overline{DMAG2}$ ,  $\overline{BMS}$ ,  $\overline{BR}_{6-1}$ , TFS<sub>x</sub>, RFS<sub>x</sub>, TDO,  $\overline{EMU}$ . (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID<sub>2-0</sub> = 001 and another ADSP-2106x is not requesting bus mastership.)

<sup>&</sup>lt;sup>6</sup>Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.

<sup>&</sup>lt;sup>7</sup>Applies to CPA pin.

 $<sup>^8</sup>$ Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID<sub>2-0</sub> = 001 and another ADSP-21061x is not requesting bus mastership).

<sup>&</sup>lt;sup>9</sup>Applies to three-statable pins with internal pull-downs: LxDAT<sub>3-0</sub>, LxCLK, LxACK.

<sup>&</sup>lt;sup>10</sup>Applies to ACK pin when keeper latch enabled.

<sup>&</sup>lt;sup>11</sup>Applies to all signal pins.

<sup>12</sup>Guaranteed but not tested.

### POWER DISSIPATION ADSP-21061 (5 V)

These specifications apply to the internal power portion of  $V_{\rm DD}$  only. See the Power Dissipation section of this data sheet for calculation of external supply current and total supply current. For a complete discussion of the code used to measure power dissipation, see the technical note "SHARC Power Dissipation Measurements."

Specifications are based on the following operating scenarios:

Operation	Peak Activity (I <sub>DDINPEAK</sub> )	High Activity (I <sub>DDINHIGH</sub> )	Low Activity (I <sub>DDINLOW</sub> )
Instruction Type	Multifunction	Multifunction	Single Function
Instruction Fetch	Cache	Internal Memory	Internal Memory
Core Memory Access	2 per Cycle (DM and PM)	1 per Cycle (DM)	None
Internal Memory DMA	1 per Cycle	1 per 2 Cycles	1 per 2 Cycles

To estimate power consumption for a specific application, use the following equation where % is the amount of time your program spends in that state:

 $\%PEAK \times I_{DDINPEAK} + \%HIGH \times I_{DDINHIGH} + \%LOW \times I_{DDINLOW} + \%IDLE \times I_{DDIDLE} + \%IDLE16 \times I_{DDIDLE16} = power consumption$ 

Parameter		Test Conditions	Max	Unit
I <sub>DDINPEAK</sub>	Supply Current (Internal) <sup>1</sup>	$t_{CK} = 30 \text{ ns}, V_{DD} = \text{max}$	595	mA
		$t_{\rm CK}$ = 25 ns, $V_{\rm DD}$ = max	680	mA
		$t_{\rm CK}$ = 20 ns, $V_{\rm DD}$ = max	850	mA
$I_{DDINHIGH}$	Supply Current (Internal) <sup>2</sup>	$t_{\rm CK}$ = 30 ns, $V_{\rm DD}$ = max	460	mA
		$t_{\rm CK}$ = 25 ns, $V_{\rm DD}$ = max	540	mA
		$t_{\rm CK}$ = 20 ns, $V_{\rm DD}$ = max	670	mA
$I_{DDINLOW}$	Supply Current (Internal) <sup>3</sup>	$t_{\rm CK}$ = 30 ns, $V_{\rm DD}$ = max	270	mA
		$t_{\rm CK}$ = 25 ns, $V_{\rm DD}$ = max	320	mA
		$t_{\rm CK}$ = 20 ns, $V_{\rm DD}$ = max	390	mA
$I_{DDIDLE}$	Supply Current (Idle) <sup>4</sup>	$V_{DD} = max$	200	mA
$I_{\mathrm{DDIDLE16}}$	Supply Current (Idle16) <sup>5</sup>	$V_{DD} = max$	55	mA

#### NOTES

REV. B –15–

<sup>&</sup>lt;sup>1</sup>The test program used to measure I<sub>DDINPEAK</sub> represents worst case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.

<sup>&</sup>lt;sup>2</sup>I<sub>DDINHIGH</sub> is a composite average based on a range of high activity code.

 $<sup>^{3}</sup>I_{\mathrm{DDINLOW}}$  is a composite average based on a range of low activity code.

<sup>&</sup>lt;sup>4</sup>Idle denotes ADSP-21061 state during execution of IDLE instruction.

<sup>&</sup>lt;sup>5</sup>Idle16 denotes ADSP-21061 state during execution of IDLE16 instruction.

### ADSP-21061L—SPECIFICATIONS

### RECOMMENDED OPERATING CONDITIONS (3.3 V)

			A Grade		K Grade		
Parameter		Test Conditions	Min	Max	Min	Max	Unit
$\overline{V_{DD}}$	Supply Voltage		3.15	3.45	3.15	3.45	V
$T_{CASE}$	Case Operating Temperature		-40	+85	0	+85	°C
$V_{\mathrm{IH}1}$	High Level Input Voltage <sup>1</sup>	$@V_{DD} = max$	2.0	$V_{\rm DD} + 0.5$	2.0	$V_{\rm DD} + 0.5$	V
$V_{\mathrm{IH2}}$	High Level Input Voltage <sup>2</sup>	$@V_{DD} = max$	2.2	$V_{\rm DD} + 0.5$	2.2	$V_{\rm DD} + 0.5$	V
$V_{IL}$	Low Level Input Voltage <sup>1, 2</sup>	$@V_{DD} = min$	-0.5	0.8	-0.5	0.8	V

### **ELECTRICAL CHARACTERISTICS (3.3 V)**

Paramete	er	Test Conditions	Min	Max	Unit
$V_{OH}$	High Level Output Voltage <sup>1</sup>	$@V_{DD} = min, I_{OH} = -2.0 \text{ mA}^2$	2.4		V
$V_{OL}$	Low Level Output Voltage <sup>1</sup>	$(a)$ $V_{DD} = min, I_{OL} = 4.0 \text{ mA}^2$		0.4	V
$I_{IH}$	High Level Input Current <sup>3, 4</sup>	$\hat{Q}$ $V_{DD} = \max_{i} V_{IN} = V_{DD} \max_{i}$		10	μA
$I_{IL}$	Low Level Input Current <sup>3</sup>	$@V_{DD} = max, V_{IN} = 0 V$		10	μA
${ m I}_{ m ILP}$	Low Level Input Current <sup>4</sup>	$\hat{Q}$ $V_{DD} = \max_{i} V_{IN} = 0 \text{ V}$		150	μA
$I_{OZH}$	Three-State Leakage Current <sup>5, 6, 7, 8</sup>	$@V_{DD} = max, V_{IN} = V_{DD} max$		10	μA
$I_{OZL}$	Three-State Leakage Current <sup>5, 9</sup>	$\hat{Q}$ $V_{DD} = \max_{i} V_{IN} = 0 \text{ V}$		10	μA
$I_{OZHP}$	Three-State Leakage Current <sup>9</sup>	$@V_{DD} = max, V_{IN} = V_{DD} max$		350	μA
$I_{OZLC}$	Three-State Leakage Current <sup>7</sup>	$@V_{DD} = max, V_{IN} = 0 V$		1.5	mA
$I_{OZLA}$	Three-State Leakage Current <sup>10</sup>	$@V_{DD} = max, V_{IN} = 1.5 \text{ V}$		350	μA
$I_{OZLAR}$	Three-State Leakage Current <sup>8</sup>	$@V_{DD} = max, V_{IN} = 0 V$		4.2	mA
$I_{OZLS}$	Three-State Leakage Current <sup>6</sup>	$@V_{DD} = max, V_{IN} = 0 V$		150	μA
$C_{IN}$	Input Capacitance 11, 12	$f_{IN} = 1 \text{ MHz}, T_{CASE} = 25^{\circ}\text{C}, V_{IN} = 2.5 \text{ V}$		4.7	pF

Specifications subject to change without notice.

REV. B -16-

<sup>&</sup>lt;sup>1</sup>Applies to input and bidirectional pins: DATA  $_{47-0}$ , ADDR  $_{31-0}$ ,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{SW}$ , ACK,  $\overline{SBTS}$ ,  $\overline{IRQ}_{2-0}$ , FLAG  $_{3-0}$ ,  $\overline{HBG}$ ,  $\overline{CS}$ ,  $\overline{DMAR1}$ ,  $\overline{DMAR2}$ ,  $\overline{BR}_{6-1}$ , ID  $_{2-0}$ , RPBA,  $\overline{CPA}$ , TFS0, TFS1, RFS0, RFS  $_{1}$ , LxDAT  $_{3-0}$ , LxCLK, LxACK, EBOOT, LBOOT,  $\overline{BMS}$ , TMS, TDI, TCK,  $\overline{HBR}$ , DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1. <sup>2</sup>Applies to input pins: CLKIN, RESET, TRST.

 $<sup>^1</sup>$ Applies to output and bidirectional pins: DATA $_{47-0}$ , ADDR $_{31-0}$ ,  $\overline{MS}_{3-0}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , PAGE, ADRCLK,  $\overline{SW}$ , ACK, FLAG $_{3-0}$ , TIMEXP,  $\overline{HBG}$ , REDY,  $\overline{DMAG1}$ ,  $\overline{DMAG2}$ ,  $\overline{BR}_{6-1}$ ,  $\overline{CPA}$ , DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT $_{3-0}$ , LxCLK, LxACK,  $\overline{BMS}$ , TD0,  $\overline{EMU}$ , ICSA. <sup>2</sup>See "Output Drive Currents" for typical drive current capabilities.

<sup>&</sup>lt;sup>3</sup>Applies to input pins: ACK SBTS, IRQ<sub>2-0</sub>, HBR, CS, DMARI, DMAR2, ID<sub>2-0</sub>, RPBA, EBOOT, LBOOT, CLKIN, RESET, TCK. Note that ACK is pulled up internally with 2 k $\Omega$  during reset in a multiprocessor system, when ID2-0 = 001 and another ADSP-2106x is not requesting bus mastership.)

<sup>&</sup>lt;sup>4</sup>Applies to input pins with internal pull-ups: DR0, DR1, TRST, TMS, TDI.
<sup>5</sup>Applies to three-statable pins: DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>, MS<sub>3-0</sub>, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAGI, DMAG2, BMS, BR<sub>6-1</sub>,  $TFS_X$ ,  $RFS_X$ , TDO,  $\overline{EMU}$ . (Note that ACK is pulled up internally with 2 k $\Omega$  during reset in a multiprocessor system, when  $ID_{2-0} = 001$  and another ADSP-2106x is not requesting bus mastership.)

<sup>&</sup>lt;sup>6</sup>Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.

 $<sup>^{7}</sup>$ Applies to  $\overline{CPA}$  pin.

 $<sup>^8</sup>$ Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 k $\Omega$  during reset in a multiprocessor system, when ID<sub>2-0</sub> = 001 and another ADSP-21061L is not requesting bus mastership).

<sup>&</sup>lt;sup>9</sup>Applies to three-statable pins with internal pull-downs: LxDAT<sub>3-0</sub>, LxCLK, LxACK.

<sup>&</sup>lt;sup>10</sup>Applies to ACK pin when keeper latch enabled.

<sup>&</sup>lt;sup>11</sup>Applies to all signal pins.

<sup>&</sup>lt;sup>12</sup>Guaranteed but not tested.

#### POWER DISSIPATION ADSP-21061L (3.3 V)

These specifications apply to the internal power portion of  $V_{DD}$  only. See the Power Dissipation section of this data sheet for calculation of external supply current and total supply current. For a complete discussion of the code used to measure power dissipation, see the technical note "SHARC Power Dissipation Measurements."

Specifications are based on the following operating scenarios:

Operation	Peak Activity (I <sub>DDINPEAK</sub> )	High Activity (I <sub>DDINHIGH</sub> )	Low Activity (I <sub>DDINLOW</sub> )	
Instruction Type Multifunction		Multifunction	Single Function	
Instruction Fetch	Cache	Internal Memory	Internal Memory	
Core Memory Access	2 per Cycle (DM and PM)	1 per Cycle (DM)	None	
Internal Memory DMA	1 per Cycle	1 per 2 Cycles	1 per 2 Cycles	

To estimate power consumption for a specific application, use the following equation where % is the amount of time your program spends in that state:

 $\%PEAK \times I_{DDINPEAK} + \%HIGH \times I_{DDINHIGH} + \%LOW \times I_{DDINLOW} + \%IDLE \times I_{DDIDLE} + \%IDLE16 \times I_{DDIDLE16} = power consumption$ 

Parameter		Test Conditions	Max	Unit
I <sub>DDINPEAK</sub>	Supply Current (Internal) <sup>1</sup>	$t_{\rm CK}$ = 25 ns, $V_{\rm DD}$ = max	480	mA
		$t_{CK} = 22.5 \text{ ns}, V_{DD} = \text{max}$	535	mA
$I_{DDINHIGH}$	Supply Current (Internal) <sup>2</sup>	$t_{\rm CK}$ = 25 ns, $V_{\rm DD}$ = max	380	mA
		$t_{CK} = 22.5 \text{ ns}, V_{DD} = \text{max}$	425	mA
$I_{DDINLOW}$	Supply Current (Internal) <sup>3</sup>	$t_{CK} = 25 \text{ ns}, V_{DD} = \text{max}$	220	mA
		$t_{CK} = 22.5 \text{ ns}, V_{DD} = \text{max}$	245	mA
$I_{DDIDLE}$	Supply Current (Idle) <sup>4</sup>	$V_{DD} = \max$	180	mA
$I_{DDIDLE16}$	Supply Current (Idle16) <sup>5</sup>	$V_{DD} = max$	50	mA

#### NOTES

REV. B –17–

<sup>&</sup>lt;sup>1</sup>The test program used to measure I<sub>DDINPEAK</sub> represents worst case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.

<sup>&</sup>lt;sup>2</sup>I<sub>DDINHIGH</sub> is a composite average based on a range of high activity code.

<sup>&</sup>lt;sup>3</sup>I<sub>DDINLOW</sub> is a composite average based on a range of low activity code.

<sup>&</sup>lt;sup>4</sup>Idle denotes ADSP-21061L state during execution of IDLE instruction.

<sup>&</sup>lt;sup>5</sup>Idle16 denotes ADSP-21061L state during execution of IDLE16 instruction.

#### ABSOLUTE MAXIMUM RATINGS (5 V DEVICE)\*

Supply Voltage
Input Voltage $-0.5~V$ to $V_{DD}$ + $0.5~V$
Output Voltage Swing $-0.5 \text{ V}$ to $V_{DD}$ + $0.5 \text{ V}$
Load Capacitance 200 pF
Junction Temperature Under Bias
Storage Temperature Range65°C to +150°C
Lead Temperature (5 seconds) +280°C

<sup>\*</sup>Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### ABSOLUTE MAXIMUM RATINGS (3.3 V DEVICE)\*

Supply Voltage0.3 V to +4.6 V
Input Voltage0.5 V to $V_{\rm DD}$ + 0.5 V
Output Voltage Swing $-0.5 \text{ V}$ to $V_{DD}$ + $0.5 \text{ V}$
Load Capacitance
Junction Temperature Under Bias
Storage Temperature Range65°C to +150°C
Lead Temperature (5 seconds) +280°C

\*Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD SENSITIVITY**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADSP-2106x features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### TIMING SPECIFICATIONS

#### **GENERAL NOTES**

The following timing specifications are target specifications and are based on device simulation only.

The timing specifications shown are based on a CLKIN frequency of 40 MHz ( $t_{\rm CK}$  = 25 ns). The DT derating allows specifications at other CLKIN frequencies (within the min–max range of the  $t_{\rm CK}$  specification; see Clock Input below). DT is the difference between the actual CLKIN period and a CLKIN period of 25 ns:

$$DT = t_{CK} - 25 \text{ ns}$$

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times.

See Figure 26 under Test Conditions for voltage reference levels.

Switching Characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. You can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing Requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

(O/D) = Open Drain

(A/D) = Active Drive

–18– REV. B

		ADSP-21061 (5 V)						
		33	MHz	40 N	ИHz	50 N	ИHz	
Parameter		Min	Max	Min	Max	Min	Max	Unit
Clock Inpu	t							
Timing Requ	irements:							
$t_{CK}$	CLKIN Period	30	100	25	100	20	100	ns
$t_{CKL}$	CLKIN Width Low	7		7		7		ns
t <sub>CKH</sub>	CLKIN Width High	5		5		5		ns
$t_{CKRF}$	CLKIN Rise/Fall (0.4 V-2.0 V)		3		3		3	ns

		ADSP-21061L (3.3 V)				
		40 N	//Hz	44 N	ИHz	
Parameter		Min	Max	Min	Max	Unit
Clock Inpu	ıt					
Timing Requ						
$t_{CK}$	CLKIN Period	25	100	22.5	100	ns
$t_{CKL}$	CLKIN Width Low	7		7		ns
t <sub>CKH</sub>	CLKIN Width High	5		5		ns
t <sub>CKRF</sub>	CLKIN Rise/Fall (0.4 V-2.0 V)		3		3	ns




Figure 8. Clock Input

Parameter		ADSP-2106 Min	61 (5 V) Max	ADSP-2106 Min	1L (3.3 V) Max	Unit
Reset Timing Requirem	nonte.					
t <sub>WRST</sub>	RESET Pulsewidth Low <sup>1</sup> RESET Setup before CLKIN High <sup>2</sup>	4t <sub>CK</sub> 14 + DT/2	$t_{\mathrm{CK}}$	4t <sub>CK</sub> 14 + DT/2	t <sub>CK</sub>	ns ns

#### NOTES

 $^{1}$ Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 2000 CLKIN cycles while RESET is low, assuming stable  $V_{\rm DD}$  and CLKIN (not including start-up time of external clock oscillator).

<sup>2</sup>Only required if multiple ADSP-2106xs must come out of reset synchronous to CLKIN with program counters (PC) equal (i.e., for a SIMD system). Not required for multiple ADSP-2106xs communicating over the shared bus (through the external port), because the bus arbitration logic automatically synchronizes itself after reset.




Figure 9. Reset

		ADSP-21061 (5 V)		ADSP-21061L (3.3 V)			
Parameter		Min	Max	Min	Max	Unit	
Interrupts							
Timing Requirem	ents:						
$t_{\rm SIR}$	IRQ2-0 Setup before CLKIN High <sup>1</sup>	18 + 3DT/4		18 + 3DT/4		ns	
t <sub>HIR</sub>	IRQ2-0 Hold before CLKIN High1		12 + 3DT/4		12 + 3DT/4	ns	
$t_{\mathrm{IPW}}$	IRQ2-0 Pulsewidth <sup>2</sup>	2 + t <sub>CK</sub>		$2 + t_{CK}$		ns	

### NOTES

REV. B –19–

 $<sup>^{1}</sup>$ Only required for  $\overline{IRQx}$  recognition in the following cycle.

 $<sup>^2</sup>$ Applies only if  $t_{SIR}$  and  $t_{HIR}$  requirements are not met.




Figure 10. Interrupts

	ADSP-21061 (5 V)	ADSP-21061L (3.3 V)	
Parameter	Min Max	Min Max	Unit
Timer			
Switching Characteristics:			
t <sub>DTEX</sub> CLKIN High to TIMEXP	15	15	ns




Figure 11. Timer

Parameter		ADSP-210	ADSP-21061 (5 V)		61L (3.3 V)	
		Min	Max	Min	Max	Unit
Timing Re	equirements:					
$t_{SFI}$	FLAG3-0 <sub>IN</sub> Setup before CLKIN High <sup>1</sup>	8 + 5DT/16		8 + 5DT/16		ns
t <sub>HFI</sub>	FLAG3-0 <sub>IN</sub> Hold after CLKIN High <sup>1</sup>	0 – 5DT/16		0 - 5DT/16		ns
$t_{DWRFI}$	FLAG3-0 <sub>IN</sub> Delay after RD/WR Low <sup>1</sup>		5 + 7DT/16		5 + 7DT/16	ns
$t_{\mathrm{HFIWR}}$	FLAG3-0 <sub>IN</sub> Hold after RD/WR Deasserted <sup>1</sup>	0		0		ns
Switching	Characteristics:					
$t_{DFO}$	FLAG3-0 <sub>OUT</sub> Delay after CLKIN High		16		16	ns
$t_{ m HFO}$	FLAG3-0 <sub>OUT</sub> Hold after CLKIN High	4		4		ns
$t_{DFOE}$	CLKIN High to FLAG3-0 <sub>OUT</sub> Enable	3		3		ns
$t_{DFOD}$	CLKIN High to FLAG3-0 <sub>OUT</sub> Disable		14		14	ns

NOTE

<sup>&</sup>lt;sup>1</sup>Flag inputs meeting these setup and hold times will affect conditional instructions in the following instruction cycle.




Figure 12. Flags

-20-

#### Memory Read—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21061 is the bus master accessing external memory space. These switching

characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write—Bus Master). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa).

		ADSP-2106	51 (5 V)	ADSP-21061L (3.3 V)		
Paramet	ter	Min	Max	Min	Max	Unit
Timing R	Requirements:					
$t_{DAD}$	Address, Selects Delay to Data Valid <sup>1, 2</sup>		18 + DT + W		18 + DT + W	ns
$t_{DRLD}$	RD Low to Data Valid <sup>1</sup>		12 + 5DT/8 + W		12 + 5DT/8 + W	ns
$t_{HDA}$	Data Hold from Address, Selects <sup>3</sup>	0.5		0.5		ns
$t_{HDRH}$	Data Hold from $\overline{\text{RD}}$ High <sup>3</sup>	2.0		2.0		ns
$t_{DAAK}$	ACK Delay from Address, Selects <sup>2, 4</sup>		15 + 7DT/8 + W		15 + 7DT/8 + W	ns
$t_{DSAK}$	ACK Delay from RD Low4		8 + DT/2 + W		8 + DT/2 + W	ns
Switching	Characteristics:					
$t_{DRHA}$	Address, Selects Hold after RD High	0 + H		0 + H		ns
$t_{DARL}$	Address, Selects to RD Low <sup>2</sup>	2 + 3DT/8		2 + 3DT/8		ns
$t_{RW}$	RD Pulsewidth	12.5 + 5DT/8 + W		12.5 + 5DT/8 + W		ns
$t_{RWR}$	$\overline{RD}$ High to $\overline{WR}$ , $\overline{RD}$ , $\overline{DMAG}$ x Low	8 + 3DT/8 + HI		8 + 3DT/8 + HI		ns
t <sub>SADADC</sub>	Address, Selects Setup before					
	ADRCLK High <sup>2</sup>	0 + DT/4		0 + DT/4		ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

#### NOTES

<sup>&</sup>lt;sup>4</sup>ACK Delay/Setup: User must meet t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SACKC</sub> for deassertion of ACK (Low), all three specifications must be met for assertion of ACK (High).




Figure 13. Memory Read—Bus Master

REV. B –21–

HI = t<sub>CK</sub> (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

 $H = t_{CK}$  (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).

 $<sup>^{1}</sup>Data\ Delay/Setup:\ \underline{User\ must\ meet}\ \underline{t_{DAD}}\ or\ t_{DRLD}\ or\ synchronous\ specification\ t_{SSDATI}.$ 

 $<sup>^2</sup>$ The falling edge of  $\overline{MS}x$ ,  $\overline{SW}$ , and  $\overline{BMS}$  is referenced.

<sup>&</sup>lt;sup>3</sup>Data Hold: User must meet t<sub>HDA</sub> or t<sub>HDRH</sub> or synchronous specification t<sub>HSDATI</sub>. See *System Hold Time Calculation* under Test Conditions for the calculation of hold times given capacitive and dc loads.

#### Memory Write-Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21061 is the bus master accessing external memory space. These switching

characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write—Bus Master). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa).

		ADSP-21061	1 (5 V)	ADSP-21061		
Parameter		Min	Max	Min	Max	Unit
Timing I t <sub>DAAK</sub> t <sub>DSAK</sub>	Requirements:  ACK Delay from Address, Selects <sup>1, 2</sup> ACK Delay from WR Low <sup>1</sup>		15 + 7DT/8 + W 8 + DT/2 + W		15 + 7DT/8 + W 8 + DT/2 + W	ns ns
Switching tDAWH tDAWL tWW tDDWH tDWHA tDATRWH tWWR tDDWR tDDWR tWDE tSADADC	Address, Selects to WR Deasserted <sup>2</sup> Address, Selects to WR Low <sup>2</sup> WR Pulsewidth Data Setup before WR High Address Hold after WR Deasserted Data Disable after WR Deasserted WR High to WR, RD, DMAGx Low Data Disable before WR or RD Low WR Low to Data Enabled Address, Selects to ADRCLK High <sup>2</sup>	17 + 15DT/16 + W 3 + 3DT/8 13 + 9DT/16 + W 7 + DT/2 + W 1 + DT/16 + H 1 + DT/16 + H 8 + 7DT/16 + H 5 + 3DT/8 + I -1 + DT/16 0 + DT/4	6 + DT/16 + H	17 + 15DT/16 + W 3 + 3DT/8 13 + 9DT/16 + W 7 + DT/2 + W 0.5 + DT/16 + H 1 + DT/16 + H 8 + 7DT/16 + H 5 + 3DT/8 + I -1 + DT/16 0 + DT/4	6 + DT/16 + H	ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

#### NOTES

<sup>1</sup>ACK Delay/Setup: User must meet t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SACKC</sub> for deassertion of ACK (Low), all three specifications must be met for assertion of ACK (High)

<sup>&</sup>lt;sup>3</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.




Figure 14. Memory Write-Bus Master

 $H = t_{CK}$  (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).

 $I = t_{CK}$  (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).

<sup>&</sup>lt;sup>2</sup>The falling edge of  $\overline{MS}x$ ,  $\overline{SW}$ , and  $\overline{BMS}$  is referenced.

#### Synchronous Read/Write—Bus Master

Use these specifications for interfacing to external memory systems that require CLKIN—relative timing or for accessing a slave ADSP-21061 (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous memory reads and writes (see Memory Read—Bus Master and Memory Write—Bus Master).

When accessing a slave ADSP-2106x, these switching characteristics must meet the slave's timing requirements for synchronous read/writes (see Synchronous Read/Write—Bus Slave). The slave ADSP-21061 must also meet these (bus master) timing requirements for data and acknowledge setup and hold times.

		ADSP-210	61 (5 V)	ADSP-210	61L (3.3 V)	
Parameter		Min	Max	Min	Max	Unit
Timing Require	ements:					
t <sub>SSDATI</sub>	Data Setup before CLKIN	2 + DT/8		2 + DT/8		ns
t <sub>SSDATI</sub> (50 MH	Iz) Data Setup before CLKIN,					
	$t_{CK} = 20 \text{ ns}^1$	1.5 + DT/8				ns
$t_{HSDATI}$	Data Hold after CLKIN	3.5 – DT/8		3.5 – DT/8		ns
$t_{DAAK}$	ACK Delay after Address, $\overline{\text{MS}}x$ ,					
	$\overline{\text{SW}}, \overline{\text{BMS}}^{2,3}$		15 + 7 DT/8 + W		15 + 7 DT/8 + W	ns
$t_{SACKC}$	ACK Setup before CLKIN <sup>2</sup>	6.5 + DT/4		6.5 + DT/4		ns
$t_{\text{HACK}}$	ACK Hold after CLKIN	-1 - DT/4		-1 - DT/4		ns
Switching Char	racteristics:					
t <sub>DADRO</sub>	Address, MSx, BMS, SW Delay					
ышко	after CLKIN <sup>2</sup>		6.5 - DT/8		6.5 - DT/8	ns
t <sub>HADRO</sub>	Address, MSx, BMS, SW Hold					
in Divo	after CLKIN	-1 - DT/8		-1 - DT/8		ns
$t_{DPGC}$	PAGE Delay after CLKIN	9 + DT/8	16 + DT/8	9 + DT/8	16 + DT/8	ns
$t_{DRDO}$	RD High Delay after CLKIN	-1.5 - DT/8	4 - DT/8	-1.5 - DT/8	4 - DT/8	ns
$t_{DWRO}$	WR High Delay after CLKIN	-2.5 - 3DT/16	4 - 3DT/16	-2.5 - 3DT/16	4 - 3DT/16	ns
t <sub>DWRO</sub> (50 MH	z) WR High Delay after CLKIN,					
	$t_{\rm CK} = 20   \rm ns^1$	-1.5 - 3DT/16	4 - 3DT/16			ns
$t_{DRWL}$	RD/WR Low Delay after CLKIN	8 + DT/4	12 + DT/4	8 + DT/4	12 + DT/4	ns
t <sub>SDDATO</sub>	Data Delay after CLKIN		19 + 5DT/16		19 + 5DT/16	ns
t <sub>DATTR</sub>	Data Disable after CLKIN <sup>4</sup>	0 – DT/8	7 - DT/8	0 - DT/8	7 - DT/8	ns
$t_{DADCCK}$	ADRCLK Delay after CLKIN	4 + DT/8	10 + DT/8	4 + DT/8	10 + DT/8	ns
t <sub>ADRCK</sub>	ADRCLK Period	t <sub>CK</sub>		t <sub>CK</sub>		ns
t <sub>ADRCKH</sub>	ADRCLK Width High	$(t_{CK}/2 - 2)$		$(t_{CK}/2 - 2)$		ns
t <sub>ADRCKL</sub>	ADRCLK Width Low	$(t_{CK}/2 - 2)$		$(t_{CK}/2 - 2)$		ns

W = (number of Wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

#### NOTES

REV. B –23–

 $<sup>^{1}</sup>$ This specification applies to the ADSP-21061KS-200 (5 V, 50 MHz) operating at  $t_{CK}$  < 25 ns. For all other devices, use the preceding timing specification of the same name.

 $<sup>^{2}</sup>$ ACK Delay/Setup: User must meet  $t_{DAAK}$  or  $t_{DSAK}$  or synchronous specification  $t_{SACKC}$  for deassertion of ACK (Low), all three specifications must be met for assertion of ACK (High).

<sup>&</sup>lt;sup>3</sup>Data Hold: User must meet t<sub>HDA</sub> or t<sub>HDRH</sub> or synchronous specification t<sub>HDATI</sub>. See *System Hold Time Calculation* under Test Conditions for the calculation of hold times given capacitive and dc loads.

<sup>&</sup>lt;sup>4</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.




Figure 15. Synchronous Read/Write - Bus Master

-24- REV. B

#### Synchronous Read/Write-Bus Slave


Use these specifications for ADSP-21061 bus master accesses of a slave's IOP registers or internal memory (in multiprocessor

memory space). The bus master must meet these (bus slave) timing requirements.

		ADSP-2106	1 (5 V)	ADSP-21061	L (3.3 V)	
Parameter		Min	Max	Min	Max	Unit
Timing Requir	rements:					
$t_{SADRI}$	Address, SW Setup before CLKIN	14 + DT/2		14 + DT/2		ns
t <sub>HADRI</sub>	Address, SW Hold before CLKIN		5 + DT/2		5 + DT/2	ns
t <sub>SRWLI</sub>	RD/WR Low Setup before CLKIN <sup>1</sup>	8.5 + 5DT/16		8.5 + 5DT/16		ns
t <sub>HRWLI</sub>	RD/WR Low Hold after CLKIN	-4 - 5DT/16	8 + 7DT/16	-4 - 5DT/16	8 + 7DT/16	ns
$t_{HRWLI}$	RD/WR Low Hold after CLKIN					
	44 MHz/50 MHz <sup>2</sup>	-3.5 - 5DT/16	8 + 7DT/16	-3.5 - 5DT/16	8 + 7DT/16	ns
$t_{RWHPI}$	RD/WR Pulse High	3		3		ns
$t_{SDATWH}$	Data Setup before WR High	3		3		ns
$t_{\mathrm{HDATWH}}$	Data Hold after $\overline{ m WR}$ High	1		1		ns
Switching Cha	aracteristics:					
$t_{SDDATO}$	Data Delay after CLKIN		19 + 5DT/16		19 + 5DT/16	ns
t <sub>DATTR</sub>	Data Disable after CLKIN <sup>3</sup>	0 - DT/8	7 – DT/8	0 - DT/8	7 - DT/8	ns
t <sub>DACKAD</sub>	ACK Delay after Address, $\overline{\text{SW}}^4$		8		8	ns
t <sub>ACKTR</sub>	ACK Disable after CLKIN <sup>4</sup>	-1 - DT/8	6 – DT/8	-1 - DT/8	6 - DT/8	ns

#### NOTES

 $<sup>^4</sup>$ t<sub>DACKAD</sub> is true only if the address and  $\overline{SW}$  inputs have setup times (before CLKIN) greater than 10 + DT/8 and less than 19 + 3DT/4. If the address and  $\overline{SW}$  inputs have setup times greater than 19 + 3DT/4, then ACK is valid 15.5 + DT/4 (max) after CLKIN. A slave that sees an address with an M field match will respond with ACK regardless of the state of MMSWS or strobes. A slave will three-state ACK every cycle with  $t_{ACKTR}$ .



REV. B –25–

 $<sup>^{1}</sup>t_{SRWLI}$  (min) = 9.5 + 5DT/16 when Multiprocessor Memory Space Wait State (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled,  $t_{SRWLI}$  (min) = 4 + DT/8.

<sup>&</sup>lt;sup>2</sup>This specification applies to the ADSP-21061LKS-176 (3.3 V, 44 MHz) and the ADSP-21061KS-200 (5 V, 50 MHz), operating at t<sub>CK</sub> <25 ns. For all other devices, use the preceding timing specification of the same name.

<sup>&</sup>lt;sup>3</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.

#### Multiprocessor Bus Request and Host Bus Request

Use these specifications for passing of bus mastership between multiprocessing ADSP-21061s  $(\overline{BR}x)$  or a host processor  $(\overline{HBR}, \overline{HBG})$ .

		ADSP-21061	l (5 V)	ADSP-21061L	(3.3 V)	
Parameter		Min	Max	Min	Max	Unit
Timing Require	ments:					
t <sub>HBGRCSV</sub>	HBG Low to RD/WR/CS Valid <sup>1</sup>		20+ 5DT/4		20 + 5DT/4	ns
t <sub>SHBRI</sub>	HBR Setup before CLKIN <sup>2</sup>	20 + 3DT/4		20 + 3DT/4		ns
t <sub>HHBRI</sub>	HBR Hold before CLKIN <sup>2</sup>		14 + 3DT/4		14 + 3DT/4	ns
$t_{SHBGI}$	HBG Setup before CLKIN	13 + DT/2		13 + DT/2		ns
t <sub>HHBGI</sub>	HBG Hold before CLKIN High		6 + DT/2		6 + DT/2	ns
$t_{SBRI}$	BRx, CPA Setup before CLKIN <sup>3</sup>	13 + DT/2		13 + DT/2		ns
t <sub>HBRI</sub>	BRx, CPA Hold before CLKIN High		6 + DT/2		6 + DT/2	ns
$t_{SRPBAI}$	RPBA Setup before CLKIN	20 + 3DT/4		20 + 3DT/4		ns
$t_{ m HRPBAI}$	RPBA Hold before CLKIN		12 + 3DT/4		12 + 3DT/4	ns
Switching Char	acteristics:					
t <sub>DHBGO</sub>	HBG Delay after CLKIN		7 - DT/8		7 - DT/8	ns
t <sub>HHBGO</sub>	HBG Hold after CLKIN	-2 - DT/8		-2 - DT/8		ns
$t_{DBRO}$	BRx Delay after CLKIN		5.5 - DT/8		5.5 - DT/8	ns
$t_{\rm HBRO}$	BRx Hold after CLKIN	-2 - DT/8		-2 - DT/8		ns
t <sub>DCPAO</sub>	CPA Low Delay after CLKIN		6.5 - DT/8		8.5 - DT/8	ns
$t_{TRCPA}$	CPA Disable after CLKIN	-2 - DT/8	4.5 - DT/8	-2 - DT/8	4.5 - DT/8	ns
t <sub>DRDYCS</sub>	REDY (O/D) or (A/D) Low from					
	$\overline{\text{CS}}$ and $\overline{\text{HBR}}$ $\text{Low}^4$		8		12	ns
$t_{TRDYHG}$	REDY (O/D) Disable or REDY (A/D)					
	High from HBG <sup>4</sup>	44 + 27DT/16		40 + 27DT/16		ns
t <sub>ARDYTR</sub>	REDY (A/D) Disable from $\overline{CS}$ or					
	HBR High <sup>4</sup>		10		10	ns

#### NOTES

–26– REV. B

<sup>&</sup>lt;sup>1</sup>For first asynchronous access after  $\overline{HBR}$  and  $\overline{CS}$  asserted, ADDR<sub>31-0</sub> must be a non-MMS value 1/2  $t_{CK}$  before  $\overline{RD}$  or  $\overline{WR}$  goes low or by  $t_{HBGRCSV}$  after HBG goes low. This is easily accomplished by driving an upper address signal high when  $\overline{HBG}$  is asserted. See the Host Processor Control of the ADSP-2106x section in the ADSP-2106x SHARC User's Manual, Second Edition.

<sup>&</sup>lt;sup>2</sup>Only required for recognition in the current cycle.

<sup>&</sup>lt;sup>3</sup> CPA assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.

 $<sup>^{4}(</sup>O/D)$  = open drain, (A/D) = active drive.




Figure 17. Multiprocessor Bus Request and Host Bus Request

REV. B –27–

#### Asynchronous Read/Write-Host to ADSP-21061

Use these specifications for asynchronous host processor accesses of an ADSP-21061, after the host has asserted  $\overline{\text{CS}}$  and  $\overline{\text{HBR}}$  (low). After  $\overline{\text{HBG}}$  is returned by the ADSP-21061, the host can

drive the  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  pins to access the ADSP-21061's internal memory or IOP registers.  $\overline{\text{HBR}}$  and  $\overline{\text{HBG}}$  are assumed low for this timing.

		ADSP-2	1061 (5 V)	ADSP-210	61L (3.3 V)	
Parameter		Min	Max	Min	Max	Unit
Read Cycle						
Timing Requirement	s:					
t <sub>SADRDL</sub>	Address Setup/ $\overline{\text{CS}}$ Low before $\overline{\text{RD}}$ Low <sup>1</sup>	0		0		ns
t <sub>HADRDH</sub>	Address Hold/ $\overline{CS}$ Hold Low after $\overline{RD}$	0		0		ns
t <sub>WRWH</sub>	RD/WR High Width	6		6		ns
t <sub>DRDHRDY</sub>	RD High Delay after REDY (O/D) Disable	0		0		ns
t <sub>DRDHRDY</sub>	RD High Delay after REDY (A/D) Disable	0		0		ns
Switching Character	istics:					
t <sub>SDATRDY</sub>	Data Valid before REDY Disable from Low	2		2		ns
t <sub>DRDYRDL</sub>	REDY (O/D) or (A/D) Low Delay after $\overline{RD}$ Low		10		13.5	ns
t <sub>RDYPRD</sub>	REDY (O/D) or (A/D) Low Pulsewidth for Read	45 + DT		45 + DT		ns
t <sub>HDARWH</sub>	Data Disable after RD High	2	8	2	8	ns
Write Cycle						
Timing Requirement	s:					
t <sub>SCSWRL</sub>	$\overline{\text{CS}}$ Low Setup before $\overline{\text{WR}}$ Low	0		0		ns
t <sub>HCSWRH</sub>	CS Low Hold after WR High	0		0		ns
$t_{SADWRH}$	Address Setup before WR High	5		5		ns
$t_{HADWRH}$	Address Hold after WR High	2		2		ns
$t_{WWRL}$	WR Low Width	8		8		ns
$t_{WRWH}$	RD/WR High Width	6		6		ns
t <sub>DWRHRDY</sub>	WR High Delay after REDY (O/D) or (A/D) Disable	0		0		ns
t <sub>SDATWH</sub>	Data Setup before WR High	3		3		ns
$t_{SDATWH}$ (50 MHz)	Data Setup before $\overline{WR}$ High, $t_{CK} = 20 \text{ ns}^2$	2.5				ns
t <sub>HDATWH</sub>	Data Hold after WR High	1		1		ns
Switching Character						
$t_{DRDYWRL}$	REDY (O/D) or (A/D) Low Delay after $\overline{WR}/\overline{CS}$ Low		11		13.5	ns
t <sub>RDYPWR</sub>	REDY (O/D) or (A/D) Low Pulsewidth for Write	15		15		ns
t <sub>SRDYCK</sub>	REDY (O/D) or (A/D) Disable to CLKIN	1 + 7DT/16	8 + 7DT/16	1 + 7DT/16	8 + 7DT/16	ns

#### NOTES

 $<sup>^2</sup>$ This specification applies to the ADSP-21061KS-200 (5 V, 50 MHz) operating at t<sub>CK</sub> < 25 ns. For all other devices, use the preceding timing specification of the same name.





Figure 18a. Synchronous REDY Timing

–28– REV. B

 $<sup>^{1}</sup>$ Not required if  $\overline{RD}$  and address are valid  $t_{HBGRCSV}$  after  $\overline{HBG}$  goes low. For first access after  $\overline{HBR}$  asserted, ADDR<sub>31-0</sub> must be a non-MMS value  $^{1/2}$   $t_{CLK}$  before  $\overline{RD}$  or  $\overline{WR}$  goes low or by  $t_{HBGRCSV}$  after  $\overline{HBG}$  goes low. This is easily accomplished by driving an upper address signal high when  $\overline{HBG}$  is asserted. See the Host Processor Control of the ADSP-2106x section in the ADSP-2106x SHARC User's Manual, Second Edition.

#### **READ CYCLE**



#### WRITE CYCLE




Figure 18b. Asynchronous Read/Write - Host to ADSP-2106x

REV. B –29–

### Three-State Timing—Bus Master, Bus Slave, HBR, SBTS

These specifications show how the memory interface is disabled (stops driving) or enabled (resumes driving) relative to CLKIN and the SBTS pin. This timing is applicable to bus master transition cycles (BTC) and host transition cycles (HTC) as well as the  $\overline{SBTS}$  pin.

		ADSP-2106	61 (5 V)	ADSP-2106	1L (3.3 V)	
Parameter	•	Min	Max	Min	Max	Unit
Timing Req	uirements:					
t <sub>STSCK</sub>	SBTS Setup before CLKIN	12 + DT/2		12 + DT/2		ns
$t_{HTSCK}$	SBTS Hold before CLKIN		6 + DT/2		6 + DT/2	ns
Switching C	Characteristics:					
t <sub>MIENA</sub>	Address/Select Enable after CLKIN	-1 - DT/8		-1 - DT/8		ns
t <sub>MIENS</sub>	Strobes Enable after CLKIN <sup>1</sup>	-1.5 - DT/8		-1.5 - DT/8		ns
t <sub>MIENHG</sub>	HBG Enable after CLKIN	-1.5 - DT/8		-1.5 - DT/8		ns
$t_{MITRA}$	Address/Select Disable after CLKIN		0 - DT/4		0 - DT/4	ns
t <sub>MITRS</sub>	Strobes Disable after CLKIN <sup>1</sup>		1.5 - DT/4		1.5 - DT/4	ns
t <sub>MITRHG</sub>	HBG Disable after CLKIN		2 - DT/4		2 - DT/4	ns
$t_{DATEN}$	Data Enable after CLKIN <sup>2</sup>	9 + 5DT/16		9 + 5DT/16		ns
$t_{DATTR}$	Data Disable after CLKIN <sup>2</sup>	0 - DT/8	7 - DT/8	0 - DT/8	7 - DT/8	ns
t <sub>ACKEN</sub>	ACK Enable after CLKIN <sup>2</sup>	7.5 + DT/4		7.5 + DT/4		ns
t <sub>ACKTR</sub>	ACK Disable after CLKIN <sup>2</sup>	-1 - DT/8	6 - DT/8	-1 - DT/8	6 - DT/8	ns
t <sub>ADCEN</sub>	ADRCLK Enable after CLKIN	-2 - DT/8		-2 - DT/8		ns
$t_{ADCTR}$	ADRCLK Disable after CLKIN		8 - DT/4		8 - DT/4	ns
$t_{MTRHBG}$	Memory Interface Disable before HBG Low <sup>3</sup>	0 + DT/8		0 + DT/8		ns
$t_{MENHBG}$	Memory Interface Enable after HBG High <sup>3</sup>	19 + DT		19 + DT		ns

REV. B -30-

 $<sup>^{1}</sup>$ Strobes =  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MS}x$ ,  $\overline{SW}$ , PAGE,  $\overline{DMAG}$ ,  $\overline{BMS}$ .

<sup>&</sup>lt;sup>2</sup>In addition to bus master transition cycles, these specifications also apply to bus master and bus slave synchronous read/write. <sup>3</sup>Memory Interface = Address,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{MSx}}$ ,  $\overline{\text{SW}}$ ,  $\overline{\text{HBG}}$ , PAGE,  $\overline{\text{DMAGx}}$ ,  $\overline{\text{BMS}}$  (in EPROM boot mode).




Figure 19a. Three-State Timing (Bus Transition Cycle, SBTS Assertion)




Figure 19b. Three-State Timing (Host Transition Cycle)

REV. B -31-

#### **DMA Handshake**

These specifications describe the three DMA handshake modes. In all three modes DMAR is used to initiate transfers. For handshake mode, DMAG controls the latching or enabling of data externally. For external handshake mode, the data transfer is controlled by the ADDR<sub>31-0</sub>,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{SW}}$ , PAGE,  $\overline{\text{MS}}_{\text{3-0}}$ , ACK and  $\overline{\text{DMAG}}$  signals. For Paced Master mode, the data

transfer is controlled by ADDR<sub>31-0</sub>,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MS}_{3-0}$  and ACK (not  $\overline{DMAG}$ ). For Paced Master mode, the Memory Read–Bus Master, Memory Write–Bus Master, and Synchronous Read/Write–Bus Master timing specifications for ADDR<sub>31-0</sub>,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MS}_{3-0}$ ,  $\overline{SW}$ , PAGE, DATA<sub>47-0</sub> and ACK also apply.

		ADSP-21061	I (5 V)	ADSP-21061	L (3.3 V)	-
Paramete	r	Min	Max	Min	Max	Unit
Timing Re	quirements:					
t <sub>SDRLC</sub>	DMARx Low Setup before CLKIN <sup>1</sup>	5		5		ns
$t_{SDRHC}$	DMARx High Setup before CLKIN <sup>1</sup>	5		5		ns
$t_{\mathrm{WDR}}$	DMARx Width Low (Nonsynchronous)	6		6		ns
$t_{SDATDGL}$	Data Setup after DMAGx Low <sup>2</sup>		10 + 5DT/8		10 + 5DT/8	ns
$t_{HDATIDG}$	Data Hold after DMAGx High	2		2		ns
$t_{DATDRH}$	Data Valid after DMARx High <sup>2</sup>		16 + 7DT/8		16 + 7DT/8	ns
$t_{DMARLL}$	DMAGx Low Edge to Low Edge	23 + 7DT/8		23.5 + 7DT/8		ns
$t_{\mathrm{DMARH}}$	DMAGx Width High	6		6		ns
Switching (	Characteristics:					
$t_{\mathrm{DDGL}}$	DMAGx Low Delay after CLKIN	9 + DT/4	15 + DT/4	9 + DT/4	15 + DT/4	ns
$t_{\mathrm{WDGH}}$	DMAGx High Width	6 + 3DT/8		6 + 3DT/8		ns
$t_{\mathrm{WDGL}}$	DMAGx Low Width	12 + 5DT/8		12 + 5DT/8		ns
$t_{\mathrm{HDGC}}$	DMAGx High Delay after CLKIN	-2 - DT/8	6 - DT/8	-2 - DT/8	6 - DT/8	ns
$t_{DADGH}$	Address Select Valid to DMAGx High	17 + DT		17 + DT		ns
$t_{ m DDGHA}$	Address Select Hold to DMAGx High	-0.5		-1.0		ns
$t_{VDATDGH}$	Data Valid before DMAGx High <sup>3</sup>	8 + 9DT/16		8 + 9DT/16		ns
$t_{DATRDGH}$	Data Disable after DMAGx High <sup>4</sup>	0	7	0	7	ns
$t_{DGWRL}$	$\overline{\text{WR}}$ Low before $\overline{\text{DMAG}}$ x Low	0	2	0	2	ns
$t_{DGWRH}$	DMAGx Low before WR High	10 + 5DT/8 + W	•	10 + 5DT/8 + V	W	ns
$t_{DGWRR}$	WR High before DMAGx High	1 + DT/16	3 + DT/16	1 + DT/16	3 + DT/16	ns
$t_{\mathrm{DGRDL}}$	RD Low before DMAGx Low	0	2	0	2	ns
$t_{DRDGH}$	RD Low before DMAGx High	11 + 9DT/16 + V	W	11 + 9DT/16 +	W	ns
$t_{DGRDR}$	RD High before DMAGx High	0	3	0	3	ns
$t_{DGWR}$	$\overline{DMAG}x$ High to $\overline{WR}$ , $\overline{RD}$ , $\overline{DMAG}x$ Low	5 + 3DT/8 + HI		5 + 3DT/8 + H	I	ns

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

#### NOTES

-32- REV. B


 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

<sup>&</sup>lt;sup>1</sup>Only required for recognition in the current cycle.

 $<sup>^2</sup>$ t<sub>SDATDGL</sub> is the data setup requirement if  $\overline{DMAR}x$  is not being used to hold off completion of a write. Otherwise, if  $\overline{DMAR}x$  low holds off completion of the write, the data can be driven t<sub>DATDRH</sub> after  $\overline{DMAR}x$  is brought high.

 $<sup>^{3}</sup>$ tvDATDGH is valid if  $\overline{DMARx}$  is not being used to hold off completion of a read. If  $\overline{DMARx}$  is used to prolong the read, then tvDATDGH = 8 + 9DT/16 + (n × t<sub>CK</sub>) where n equals the number of extra cycles that the access is prolonged.

<sup>&</sup>lt;sup>4</sup>See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.



\*"MEMORY READ – BUS MASTER," "MEMORY WRITE – BUS MASTER" AND "SYNCHRONOUS READ/WRITE – BUS MASTER" TIMING SPECIFICATIONS FOR ADDR $_{31-0}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{SW}}$ ,  $\overline{\text{MS}}_{3-0}$  AND ACK ALSO APPLY HERE.

Figure 20. DMA Handshake Timing

REV. B -33-

#### **Serial Ports**

	ADSP-210	61 (5 V)	ADSP-2106	1L (3.3 V)	
Parameter	Min	Max	Min	Max	Unit
External Clock					
Timing Requirements:					
t <sub>SFSE</sub> TFS/RFS Setup before TCLK/RCLK <sup>1</sup>	3.5		3.5		ns
t <sub>HFSE</sub> TFS/RFS Hold after TCLK/RCLK <sup>1, 2</sup>	4		4		ns
t <sub>SDRE</sub> Receive Data Setup before RCLK <sup>1</sup>	1.5		1.5		ns
t <sub>HDRE</sub> Receive Data Hold after RCLK <sup>1</sup>	4		4		ns
t <sub>SCLKW</sub> TCLK/RCLK Width	9		9		ns
t <sub>SCLK</sub> TCLK/RCLK Period	t <sub>CK</sub>		$t_{CK}$		ns
Internal Clock					
Timing Requirements:	_		_		
t <sub>SFSI</sub> TFS Setup before TCLK <sup>1</sup> ; RFS Setup before RCLK <sup>1</sup>	8		8		ns
t <sub>HFSI</sub> TFS/RFS Hold after TCLK/RCLK <sup>1, 2</sup>	1		1		ns
t <sub>SDRI</sub> Receive Data Setup before RCLK <sup>1</sup> t <sub>HDRI</sub> Receive Data Hold after RCLK <sup>1</sup>	3 3		3		ns
IDM	)		3		ns
External or Internal Clock					
Switching Characteristics:				10	
t <sub>DFSE</sub> RFS Delay after RCLK (Internally Generated RFS) <sup>3</sup>	3	13	3	13	ns
t <sub>HOFSE</sub> RFS Hold after RCLK (Internally Generated RFS) <sup>3</sup>	)		3		ns
External Clock					
Switching Characteristics:					
t <sub>DFSE</sub> TFS Delay after TCLK (Internally Generated TFS) <sup>3</sup>		13		13	ns
t <sub>HOFSE</sub> TFS Hold after TCLK (Internally Generated TFS) <sup>3</sup>	3		3		ns
t <sub>DDTE</sub> Transmit Data Delay after TCLK <sup>3</sup>		16		16	ns
t <sub>HODTE</sub> Transmit Data Hold after TCLK <sup>3</sup>	5		5		ns
Internal Clock					
Switching Characteristics:					
t <sub>DFSI</sub> TFS Delay after TCLK (Internally Generated TFS) <sup>3</sup>		4.5		4.5	ns
t <sub>HOFSI</sub> TFS Hold after TCLK (Internally Generated TFS) <sup>3</sup>	-1.5		-1.5		ns
t <sub>DDTI</sub> Transmit Data Delay after TCLK <sup>3</sup>		7.5		7.5	ns
t <sub>HDTI</sub> Transmit Data Hold after TCLK <sup>3</sup>	0 (2) 2.5	( (2) ( 2.5	0	( (0) . 0.5	ns
t <sub>SCLKIW</sub> TCLK/RCLK Width	$(t_{SCLK}/2) - 2.5$	$(t_{SCLK}/2) + 2.5$	$(t_{SCLK}/2) - 2.5$	$(t_{SCLK}/2) + 2.5$	ns
Enable and Three-State					
Switching Characteristics:					
t <sub>DDTEN</sub> Data Enable from External TCLK <sup>3</sup>	4.5		3.5		ns
t <sub>DDTTE</sub> Data Disable from External TCLK <sup>3</sup>		10.5	0.5	10.5	ns
t <sub>DDTIN</sub> Data Enable from Internal TCLK <sup>3</sup> t <sub>DDTII</sub> Data Disable from Internal TCLK <sup>3</sup>	0	3	-0.5	3	ns
		22 + 3DT/8		22 + 3DT/8	ns ns
t <sub>DCLK</sub> TCLK/RCLK Delay from CLKIN t <sub>DPTR</sub> SPORT Disable after CLKIN		17		22 + 3D 1/8 17	ns
DITK		• .		± •	
External Late Frame Sync Switching Characteristics:					
t <sub>DDTLFSE</sub> Data Delay from Late External TFS or		12		12	ns
External RFS with MCE = 1, MFD = $0^4$		12		14	113
$t_{\text{DDTENFS}}$ Data Enable from late FS or MCE = 1, MFD = $0^4$	3.5		3.5		ns
EDDIENTS Data Education late 10 of 1110E = 1, 111 D = 0			J.J		

To determine whether communication is possible between two devices at clock speed n, the following specifications must be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) SCLK width.

#### NOTES

-34- REV. B

<sup>&</sup>lt;sup>1</sup>Referenced to sample edge.

<sup>&</sup>lt;sup>2</sup>RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external. TFS is 0 ns minimum from drive edge.

<sup>3</sup>Referenced to drive edge.

 $<sup>^4\</sup>text{MCE}$  = 1, TFS enable and TFS valid follow  $t_{\text{DDTLFSE}}$  and  $t_{\text{DDTENFS}}$ .

#### DATA RECEIVE- INTERNAL CLOCK DATA RECEIVE- EXTERNAL CLOCK SAMPLE EDGE DRIVE EDGE DRIVE EDGE SAMPLE EDGE t<sub>SCLKW</sub> **BCLK RCLK** t<sub>DFSE</sub> t<sub>DFSE</sub> t<sub>HOFSE</sub> t<sub>HOFSE</sub> RFS RFS t<sub>SDRE</sub> -t<sub>HDRE-</sub> t<sub>SDRI</sub> DR DR

NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.

#### DATA TRANSMIT-INTERNAL CLOCK DATA TRANSMIT- EXTERNAL CLOCK DRIVE EDGE SAMPLE EDGE DRIVE EDGE SAMPLE t<sub>SCLKIW</sub> t<sub>sci kw</sub> **TCLK** TCLK -t<sub>DFSE</sub> t<sub>HOFSI</sub> t<sub>HOFSE</sub> t<sub>HFSE</sub> → TFS TFS t<sub>DDTE</sub> t<sub>HDTE</sub> t<sub>HDTI</sub>

NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.






Figure 21. Serial Ports

REV. B -35-

### EXTERNAL RFS WITH MCE = 1, MFD = 0



#### LATE EXTERNAL TFS



\*RFS HOLD AFTER RCK WHEN MCE = 1, MFD = 0 IS Ons MINIMUM FROM DRIVE EDGE. TFS HOLD AFTER TCK FOR LATE EXTERNAL. TFS IS Ons MINIMUM FROM DRIVE EDGE.

Figure 22. External Late Frame Sync

-36- REV. B

#### JTAG Test Access Port and Emulation

Parameter	ADSP-21061 (5 V) Min Max	ADSP-21061L (3.3 V) Min Max	Unit
Timing Requirements:  t <sub>TCK</sub> TCK Period  t <sub>STAP</sub> TDI, TMS Setup before TCK High  t <sub>HTAP</sub> TDI, TMS Hold after TCK High  t <sub>SSYS</sub> System Inputs Setup before TCK Low <sup>1</sup> t <sub>HSYS</sub> System Inputs Hold after TCK Low <sup>1</sup> TRSTW TRSTW	t <sub>CK</sub> t <sub>CK</sub> 6 7 18 4t <sub>CK</sub>	t <sub>CK</sub> t <sub>CK</sub> 6 7 18 4t <sub>CK</sub>	ns ns ns ns ns
Switching Characteristics:  t <sub>DTDO</sub> TDO Delay from TCK Low  t <sub>DSYS</sub> System Outputs Delay after TCK Low <sup>2</sup>	13 18.5	13 18.5	ns ns

#### NOTES

DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, BMS.




Figure 23. JTAG Test Access Port and Emulation

REV. B -37-

To the large of t

#### **OUTPUT DRIVE CURRENTS**

Figure 27 shows typical I-V characteristics for the output drivers of the ADSP-2106x. The curves represent the current drive capability of the output drivers as a function of output voltage.

#### POWER DISSIPATION

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. Internal power dissipation is calculated in the following way:

$$P_{INT} = I_{DDIN} \times V_{DD}$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle (O)
- the maximum frequency at which they can switch (f)
- their load capacitance (C)
- their voltage swing  $(V_{DD})$

and is calculated by:

$$P_{EXT} = O \times C \times V_{DD}^2 \times f$$

The load capacitance should include the processor's package capacitance ( $C_{\rm IN}$ ). The switching frequency includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of  $1/(2t_{\rm CK})$ . The write strobe can switch every cycle at a frequency of  $1/t_{\rm CK}$ . Select pins switch at  $1/(2t_{\rm CK})$ , but selects can switch on each cycle.

Example:

Estimate P<sub>EXT</sub> with the following assumptions:

- -A system with one bank of external data memory RAM (32-bit)
- -Four 128K × 8 RAM chips are used, each with a load of 10 pF
- -External data memory writes occur every other cycle, a rate of  $1/(4t_{\rm CK})$ , with 50% of the pins switching
- -The instruction cycle rate is 40 MHz ( $t_{CK} = 25$  ns).

The  $P_{\text{EXT}}$  equation is calculated for each class of pins that can drive:

Table II. External Power Calculations (5 V Device)

Pin Type	# of Pins	% Switching	× C	×f	$\times V_{DD}^2$	= P <sub>EXT</sub>
Address	15	50	× 44.7 pF	×10 MHz	× 25 V	= 0.084 W
MS0	1	0	× 44.7 pF	× 10 MHz	× 25 V	= 0.000 W
$\overline{WR}$	1	_	×44.7 pF	× 20 MHz	× 25 V	= 0.022 W
Data	32	50	×14.7 pF	×10 MHz	× 25 V	= 0.059 W
ADDRCLK	1	_	× 4.7 pF	× 20 MHz	× 25 V	= 0.002 W

 $P_{EXT} = 0.167 \text{ W}$ 

Table III. External Power Calculations (3.3 V Device)

Pin Type	# of Pins	% Switching	× C	×f	$\times V_{DD}^{2}$	= P <sub>EXT</sub>
Address MS0 WR	15 1	50 0	× 44.7 pF	× 10 MHz × 10 MHz	× 10.9 V	= 0.000 W
Data ADDRCLK	32 1	50 -	×14.7 pF	× 20 MHz × 10 MHz × 20 MHz	× 10.9 V	= 0.026 W

 $P_{EXT} = 0.074 \text{ W}$ 

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$P_{TOTAL} = P_{EXT} + (I_{DDIN2} \times 5.0 V)$$

Note that the conditions causing a worst-case  $P_{\rm EXT}$  are different from those causing a worst-case  $P_{\rm INT}$ . Maximum  $P_{\rm INT}$  cannot occur while 100% of the output pins are switching from all ones to all zeros. Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

#### **TEST CONDITIONS**

#### **Output Disable Time**

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load,  $C_L$  and the load current,  $I_L.$  This decay time can be approximated by the following equation:

$$t_{DECAY} = \frac{C_L \, \Delta V}{I_I}$$

The output disable time  $t_{DIS}$  is the difference between  $t_{MEASURED}$  and  $t_{DECAY}$  as shown in Figure 24. The time  $t_{MEASURED}$  is the interval from when the reference signal switches to when the output voltage decays  $\Delta V$  from the measured output high or output low voltage.  $t_{DECAY}$  is calculated with test loads  $C_L$  and  $I_L$ , and with  $\Delta V$  equal to 0.5 V.

#### **Output Enable Time**

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The output enable time  $t_{\rm ENA}$  is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram (Figure 24). If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

–38– REV. B

#### **Example System Hold Time Calculation**

To determine the data output hold time in a particular system, first calculate  $t_{\rm DECAY}$  using the equation given above. Choose  $\Delta V$  to be the difference between the ADSP-2106x's output voltage and the input threshold for the device requiring the hold time. A typical  $\Delta V$  will be 0.4 V.  $C_L$  is the total bus capacitance (per data line), and  $I_L$  is the total leakage or three-state current (per data line). The hold time will be  $t_{\rm DECAY}$  plus the minimum disable time (i.e.,  $t_{\rm DATRWH}$  for the write cycle).




Figure 24. Output Enable/Disable




Figure 25. Equivalent Device Loading for AC Measurements (Includes All Fixtures)

#### Capacitive Loading

Output delays and holds are based on standard capacitive loads: 50 pF on all pins (see Figure 25). The delay and hold specifications given should be derated by a factor of 1.5 ns/50 pF for loads other than the nominal value of 50 pF. Figures 28–29, 32–33 show how output rise time varies with capacitance. Figures 30, 34 show graphically how output delays and holds vary with load capacitance. (Note that this graph or derating does not apply to output disable delays; see the previous section *Output Disable Time* under Test Conditions.) The graphs of Figures 28, 29 and 30 may not be linear outside the ranges shown.



Figure 26. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

REV. B –39–




Figure 27. ADSP-2106x Typical Drive Currents ( $V_{DD} = 5 V$ )




Figure 30. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature)  $(V_{DD} = 5 V)$ 




Figure 28. Typical Output Rise Time (10%–90%  $V_{DD}$ ) vs. Load Capacitance ( $V_{DD}$  = 5 V)




Figure 31. ADSP-2106x Typical Drive Currents ( $V_{DD} = 3.3 V$ )




Figure 29. Typical Output Rise Time (0.8 V–2.0 V) vs. Load Capacitance ( $V_{\rm DD} = 5$  V)




Figure 32. Typical Output Rise Time (10%–90%  $V_{DD}$ ) vs. Load Capacitance ( $V_{DD}$  = 3.3 V)

–40– REV. B




Figure 33. Typical Output Rise Time (0.8 V–2.0 V) vs. Load Capacitance ( $V_{\rm DD}$  = 3.3 V)




Figure 34. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature)  $(V_{DD} = 3.3 \text{ V})$ 

#### **ENVIRONMENTAL CONDITIONS**

#### **Thermal Characteristics**

The ADSP-21061KS (5 V) device is packaged in a 240-lead thermally enhanced MQFP. The top surface of the package contains a copper slug from which most of the die heat is dissipated. The slug is flush with the top surface of the package. Note that the copper slug is internally connected to GND through the device substrate. The ADSP-21061LKS is packaged in a 240-lead MQFP without a copper heat slug. The ADSP-21061L is also available in a 225-Ball PBGA package. The PBGA has a  $\theta_{\rm JC}$  of 1.7°C/W. The ADSP-2106x is specified for a case temperature ( $T_{\rm CASE}$ ). To ensure that the  $T_{\rm CASE}$  data sheet specification is not exceeded, a heatsink and/or an air flow source may be used. A heatsink should be attached with a thermal adhesive.

$$T_{CASE} = T_{AMB} + (PD \times \theta_{CA})$$

 $T_{CASE}$  = Case temperature (measured on top surface of package) PD = Power dissipation in W (this value depends upon the specific application; a method for calculating PD is shown under Power Dissipation).

 $\theta_{CA}$  = Value from tables below.

#### ADSP-21061 (5 V MQFP Package)

$\theta_{\rm JC} = 0.3^{\circ} {\rm C/W}$ Airflow					
(Linear Ft./Min.)	0	100	200	400	600
$\theta_{CA}$ (°C/W)	10	9	8	7	6

NOTES

This represents thermal resistance at total power of 5 W.

With air flow, no variance is seen in  $\theta_{CA}$  with power.

 $\theta_{CA}$  at 0 LFM varies with power: at 2W,  $\theta_{CA} = 14^{\circ}$ C/W, at 3W  $\theta_{CA} = 11^{\circ}$ C/W.

#### ADSP-21061L (3.3 V MQFP Package)

$\theta_{\rm JC} = 6.3^{\circ} \text{C/W}$ Airflow					
(Linear Ft./Min.)	0	100	200	400	600
$\theta_{CA}$ (°C/W)	19.6	17.6	15.6	13.9	12.2

NOTE

With air flow, no variance is seen in  $\theta_{CA}$  with power.

#### ADSP-21061L (3.3 V PBGA Package)


$\theta_{\rm JC}$ = 1.7°C/W Airflow					
(Linear Ft./Min.)	0	200	400		
$\theta_{CA}$ (°C/W)	19.0	13.6	11.2		

NOTE

With air flow, no variance is seen in  $\theta_{CA}$  with power.

REV. B –41–

### 240-LEAD METRIC MQFP PIN CONFIGURATIONS




Pin No.	Pin Name	Pin	Pin	Pin	Pin	Pin	Pin	Pin	Pin		Pin
		No.	Name	No.	Name	No.	Name	No.	Name	No.	Name
1	<u>TDI</u>	41	ADDR20	81	TCLK0	121	DATA41	161	DATA14	201	NC
2	TRST	42	ADDR21	82	TFS0	122	DATA40	162	DATA13	202	NC
3	VDD	43	GND	83	DR0	123	DATA39	163	DATA12		NC
4	TDO	44	ADDR22	84	RCLK0	124	VDD	164	GND		NC
5	TIMEXP	45	ADDR23	85	RFS0	125	DATA38	165	DATA11		VDD
6	EMU	46	ADDR24	86	VDD	126	DATA37	166	DATA10	206	NC
7	ICSA	47	VDD	87	VDD	127	DATA36	167	DATA9	207	NC
8	FLAG3	48	GND	88	GND	128	GND	168	VDD	208	NC
9	FLAG2	49	VDD	89	ADRCLK	129	NC	169	DATA8	209	
10	FLAG1	50	ADDR25	90	<u>RED</u> Y	130	DATA35	170	DATA7	210	NC
11	FLAG0	51	ADDR26	91	HBG	131	DATA34	171	DATA6	211	
12	GND	52	ADDR27	92	<u>CS</u>	132	DATA33	172	GND	212	GND
13	ADDR0	53	GND	93	$\overline{\text{RD}}$	133	VDD	173	DATA5		NC
14	ADDR1	54	MS3	94	$\overline{\mathrm{WR}}$	134	VDD	174	DATA4		NC
15	VDD	55	MS2	95	GND	135	GND	175	DATA3		NC
16	ADDR2	56	MS1	96	VDD	136	DATA32	176	VDD	216	NC
17	ADDR3	57	MS0	97	GND	137	DATA31	177	DATA2	217	NC
18	ADDR4	58	SW	98	CLKIN	138	DATA30	178	DATA1		NC
19	GND	59	BMS	99	ACK	139	GND	179	DATA0	219	VDD
20	ADDR5	60	ADDR28	100	DMAG2	140	DATA29	180	GND	220	GND
21	ADDR6	61	GND	101	DMAG1	141	DATA28	181	GND	221	VDD
22	ADDR7	62	VDD	102	PAGE	142	DATA27	182	NC	222	NC
23	VDD	63	VDD	103	VDD	143	VDD	183	NC	223	NC
24	ADDR8	64	ADDR29	104	BR6	144	VDD	184	NC		NC
25	ADDR9	65	ADDR30	105	BR5	145	DATA26	185	NC	225	NC
26	ADDR10	66	ADDR31	106	BR4	146	DATA25	186	NC	226	NC
27	GND	67	GND	107	BR3	147	DATA24	187	NC	227	NC
28	ADDR11	68	SBTS	108	BR2	148	GND	188	VDD	228	GND
29	ADDR12	69	DMAR2	109	BR1	149	DATA23	189	NC	229	ID2
30	ADDR13	70	DMAR1	110	GND	150	DATA22	190	NC	230	ID1
31	VDD	71	HBR	111	VDD	151	DATA21	191	NC	231	ID0
32	ADDR14	72	DT1	112	GND	152	VDD	192	NC	232	LBOOT
33	ADDR15	73	TCLK1	113	DATA47	153	DATA20	193	NC	233	RPBA
34	GND	74	TFS1	114	DATA46	154	DATA19	194	NC	234	RESET
35	ADDR16	75	DR1	115	DATA45	155	DATA18	195	GND	235	EBOOT
36	ADDR17	76	RCLK1	116	VDD	156	GND	196	GND	236	IRQ2
37	ADDR18	77	RFS1	117	DATA44	157	DATA17	197	VDD	237	IRQ1
38	VDD	78	GND	118	DATA43	158	DATA16	198	NC	238	ĪRQ0
39	VDD	79	$\overline{\text{CPA}}$	119	DATA42	159	DATA15	199	NC	239	TCK
40	ADDR19	80	DT0	120	GND	160	VDD	200	NC	240	TMS

-42- REV. B

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 240-Lead Metric Thermally Enhanced MQFP (5 V Device Only)




REV. B -43-

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 240-Lead Metric MQFP (3.3 V Device Only)



–44– REV. B

ADSP-21061L 225-Ball Plastic Ball Grid Array (PBGA) Package Pinout

Ball #	Name	Ball #	Name	Ball#	Name	Ball #	Name	Ball #	Name
A01	$\overline{\mathrm{BMS}}$	D01	ADDR25	G01	ADDR14	K01	ADDR6	N01	$\overline{\mathrm{EMU}}$
A02	ADDR30	D02	ADDR26	G02	ADDR15	K02	ADDR5	N02	TDO
A03	DMAR2	D03	$\overline{\text{MS2}}$	G03	ADDR16	K03	ADDR3	N03	ĪRQ0
A04	DT1	D04	ADDR29	G04	ADDR19	K04	ADDR0	N04	ĪRQ1
A05	RCLK1	D05	DMAR1	G05	GND	K05	ICSA	N05	ID2
A06	TCLK0	D06	TFS1	G06	VDD	K06	GND	N06	NC
A07	RCLK0	D07	$\overline{\text{CPA}}$	G07	VDD	K07	VDD	N07	NC
A08	ADRCLK	D08	$\overline{ ext{HBG}}$	G08	VDD	K08	VDD	N08	NC
A09	$\overline{\text{CS}}$	D09	$\overline{\mathrm{DMAG2}}$	G09	VDD	K09	VDD	N09	NC
A10	CLKIN	D10	BR5	G10	VDD	K10	GND	N10	NC
A11	PAGE	D11	BR1	G11	GND	K11	GND	N11	NC
A12	BR3	D12	DATA40	G12	DATA22	K12	DATA8	N12	NC
A13	DATA47	D13	DATA37	G13	DATA25	K13	DATA11	N13	NC
A14	DATA44	D14	DATA35	G14	DATA24	K14	DATA13	N14	DATA1
A15	DATA42	D15	DATA34	G15	DATA23	K15	DATA14	N15	DATA3
B01	MS0	E01	ADDR21	H01	ADDR12	L01	ADDR2	P01	TRST
B01 B02	$\frac{NISO}{SW}$	E01 E02	ADDR21 ADDR22	H02	ADDR12 ADDR11	L01	ADDR1	P02	TMS
B02 B03	ADDR31	E02	ADDR22 ADDR24	H03	ADDR11	L02	FLAG0	P03	EBOOT
B03	HBR	E03	ADDR24 ADDR27	H04	ADDR13	L03	FLAG3	P04	ID0
B04 B05	DR1	E04 E05	GND	H04 H05	GND	L04 L05	RPBA	P04 P05	NC
B05 B06	DT0	E05	GND	H06	VDD	L05	GND	P06	NC NC
B07	DR0 REDY	E07	GND	H07	VDD	L07	GND	P07	NC
B08		E08	GND	H08	VDD	L08	GND	P08	NC NC
B09	RD A CV	E09	GND	H09	VDD	L09	GND	P09	NC
B10	ACK	E10	GND	H10	VDD	L10	GND	P10	NC
B11	BR6	E11	NC DATEAGE	H11	GND	L11	NC DATEA 4	P11	NC
B12	BR2	E12	DATA33	H12	DATA18	L12	DATA4	P12	NC
B13	DATA45	E13	DATA30	H13	DATA19	L13	DATA7	P13	NC
B14	DATA43	E14	DATA32	H14	DATA21	L14	DATA9	P14	NC
B15	DATA39	E15	DATA31	H15	DATA20	L15	DATA10	P15	DATA0
C01	MS3	F01	ADDR17	J01	ADDR9	M01	FLAG1	R01	TCK
C02	$\overline{MS1}$	F02	ADDR18	J02	ADDR8	M02	FLAG2	R02	ĪRQ2
C03	ADDR28	F03	ADDR20	J03	ADDR7	M03	TIMEXP	R03	RESET
C04	<b>SBTS</b>	F04	ADDR23	J04	ADDR4	M04	TDI	R04	ID1
C05	TCLK1	F05	GND	J05	GND	M05	GND	R05	NC
C06	RFS1	F06	GND	J06	VDD	M06	NC	R06	NC
C07	TFS0	F07	VDD	J07	VDD	M07	NC	R07	NC
C08	RFS0	F08	VDD	J08	VDD	M08	NC	R08	NC
C09	$\overline{WR}$	F09	VDD	J09	VDD	M09	NC	R09	NC
C10	DMAG1	F10	GND	J10	VDD	M10	NC	R10	NC
C11	BR4	F11	GND	J11	GND	M11	NC	R11	NC
C12	DATA46	F12	DATA29	J12	DATA12	M12	NC	R12	NC
C13	DATA41	F13	DATA26	J13	DATA15	M13	DATA2	R13	NC
C14	DATA38	F14	DATA28	J14	DATA16	M14	DATA5	R14	NC
C15	DATA36	F15	DATA27	J15	DATA17	M15	DATA6	R15	NC

REV. B -45-

# 225-Ball Plastic Ball Grid Array (PBGA) Package Pinout Bottom View

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	_
DATA42	DATA44	DATA47	BR3	PAGE	CLKIN	<del>cs</del>	ADRCLK	RCLK0	TCLK0	RCLK1	DT1	DMAR2	ADDR30	BMS	A
DATA39	DATA43	DATA45	BR2	BR6	ACK	RD	REDY	DR0	DT0	DR1	HBR	ADDR31	SW	MS0	В
DATA36	DATA38	DATA41	DATA46	BR4	DMAG1	WR	RFS0	TFS0	RFS1	TCLK1	SBTS	ADDR28	MS1	MS3	С
DATA34	DATA35	DATA37	DATA40	BR1	BR5	DMAG2	HBG	СРА	TFS1	DMAR1	ADDR29	MS2	ADDR26	ADDR25	D
DATA31	DATA32	DATA30	DATA33	NC	GND	GND	GND	GND	GND	GND	ADDR27	ADDR24	ADDR22	ADDR21	E
DATA27	DATA28	DATA26	DATA29	GND	GND	VDD	VDD	VDD	GND	GND	ADDR23	ADDR20	ADDR18	ADDR17	F
DATA23	DATA24	DATA25	DATA22	GND	VDD	VDD	VDD	VDD	VDD	GND	ADDR19	ADDR16	ADDR15	ADDR14	G
DATA20	DATA21	DATA19	DATA18	GND	VDD	VDD	VDD	VDD	VDD	GND	ADDR10	ADDR13	ADDR11	ADDR12	н
DATA17	DATA16	DATA15	DATA12	GND	VDD	VDD	VDD	VDD	VDD	GND	ADDR4	ADDR7	ADDR8	ADDR9	J
DATA14	DATA13	DATA11	DATA8	GND	GND	VDD	VDD	VDD	GND	ICSA	ADDR0	ADDR3	ADDR5	ADDR6	κ
DATA10	DATA9	DATA7	DATA4	NC	GND	GND	GND	GND	GND	RPBA	FLAG3	FLAG0	ADDR1	ADDR2	L
DATA6	DATA5	DATA2	NC	NC	NC	NC	NC	NC	NC	GND	TDI	TIMEXP	FLAG2	FLAG1	М
DATA3	DATA1	NC	NC	NC	NC	NC	NC	NC	NC	ID2	ĪRQ1	ĪRQ0	TDO	EMU	N
DATA0	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	ID0	ЕВООТ	тмѕ	TRST	Р
NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	ID1	RESET	IRQ2	тск	R


NC = NO CONNECT

-46- REV. B

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### Plastic Ball Grid Array (PBGA)



#### **ORDERING GUIDE**

Part Number	Case Temperature Range	Instruction Rate	On-Chip SRAM	Operating Voltage	Package Option
ADSP-21061KS-133	0°C to +85°C	33 MHz	1 Mbit	5 V	MQFP
ADSP-21061KS-160	0°C to +85°C	40 MHz	1 Mbit	5 V	MQFP
ADSP-21061KS-200	0°C to +85°C	50 MHz	1 Mbit	5 V	MQFP
ADSP-21061LKS-160	0°C to +85°C	40 MHz	1 Mbit	3.3 V	MQFP
ADSP-21061LKS-176	0°C to +85°C	44 MHz	1 Mbit	3.3 V	MQFP
ADSP-21061LAS-160	−40°C Case to +85°C Case	40 MHz	1 Mbit	3.3 V	MQFP
ADSP-21061LAS-176	−40°C Case to +85°C Case	44 MHz	1 Mbit	3.3 V	MQFP
ADSP-21061LKB-160	0°C to +85°C	40 MHz	1 Mbit	3.3 V	PBGA
ADSP-21061LKB-176	0°C to +85°C	44 MHz	1 Mbit	3.3 V	PBGA

The package options are as follows: the ADSP-21061 (5 V) is available in the 240-lead thermally enhanced package and the ADSP-21061L (3.3 V) is available in the 240-lead standard (no heat slug) package, and 225-Ball PBGA.

REV. B -47-