# 

# Am29LV400B

## 4 Megabit (512 K x 8-Bit/256 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory

### DISTINCTIVE CHARACTERISTICS

#### ■ Single power supply operation

- Full voltage range: 2.7 to 3.6 volt read and write operations for battery-powered applications
- Regulated voltage range: 3.0 to 3.6 volt read and write operations and for compatibility with high performance 3.3 volt microprocessors

#### Manufactured on 0.35 μm process technology

— Compatible with 0.5 μm Am29LV400 device

#### High performance

- Full voltage range: access times as fast as 80 ns
- Regulated voltage range: access times as fast as 70 ns
- Ultra low power consumption (typical values at 5 MHz)
  - 200 nA Automatic Sleep mode current
  - 200 nA standby mode current
  - 7 mA read current
  - 15 mA program/erase current

#### ■ Flexible sector architecture

- One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and seven 64 Kbyte sectors (byte mode)
- One 8 Kword, two 4 Kword, one 16 Kword, and seven 32 Kword sectors (word mode)
- Supports full chip erase
- Sector Protection features:

A hardware method of locking a sector to prevent any program or erase operations within that sector

Sectors can be locked in-system or via programming equipment

Temporary Sector Unprotect feature allows code changes in previously locked sectors

#### Unlock Bypass Program Command

- Reduces overall programming time when issuing multiple program command sequences
- Top or bottom boot block configurations available
- Embedded Algorithms
  - Embedded Erase algorithm automatically preprograms and erases the entire chip or any combination of designated sectors
  - Embedded Program algorithm automatically writes and verifies data at specified addresses
- Minimum 1,000,000 write cycle guarantee per sector
- Package option
  - 48-ball FBGA
  - 48-pin TSOP
  - 44-pin SO

#### Compatibility with JEDEC standards

- Pinout and software compatible with singlepower supply Flash
- Superior inadvertent write protection

#### Data# Polling and toggle bits

 Provides a software method of detecting program or erase operation completion

#### Ready/Busy# pin (RY/BY#)

 Provides a hardware method of detecting program or erase cycle completion

#### Erase Suspend/Erase Resume

- Suspends an erase operation to read data from, or program data to, a sector that is not being erased, then resumes the erase operation
- Hardware reset pin (RESET#)
  - Hardware method to reset the device to reading array data

#### **GENERAL DESCRIPTION**

The Am29LV400B is a 4 Mbit, 3.0 volt-only Flash memory organized as 524,288 bytes or 262,144 words. The device is offered in 48-ball FBGA, 44-pin SO, and 48-pin TSOP packages. The word-wide data (x16) appears on DQ15–DQ0; the byte-wide (x8) data appears on DQ7–DQ0. This device is designed to be programmed in-system using only a single 3.0 volt  $V_{CC}$  supply. No  $V_{PP}$  is required for write or erase operations. The device can also be programmed in standard EPROM programmers.

This device is manufactured using AMD's 0.35  $\mu$ m process technology, and offers all the features and benefits of the Am29LV400, which was manufactured using 0.5  $\mu$ m process technology. In addition, the Am29LV400B features unlock bypass programming and in-system sector protection/unprotection.

The standard device offers access times of 70, 80, 90 and 120 ns, allowing high speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.

The device requires only a **single 3.0 volt power sup-ply** for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The device is entirely command set compatible with the **JEDEC single-power-supply Flash standard**. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by executing the program command sequence. This initiates the **Embedded Program** algorithm—an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. The **Unlock Bypass** mode facilitates faster programming times by requiring only two write cycles to program data instead of four.

Device erasure occurs by executing the erase command sequence. This initiates the **Embedded Erase** algorithm—an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

The host system can detect whether a program or erase operation is complete by observing the RY/BY# pin, or by reading the DQ7 (Data# Polling) and DQ6 (toggle) **status bits**. After a program or erase cycle has been completed, the device is ready to read array data or accept another command.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

Hardware data protection measures include a low  $V_{CC}$  detector that automatically inhibits write operations during power transitions. The **hardware sector protection** feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved in-system or via programming equipment.

The **Erase Suspend** feature enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved.

The **hardware RESET# pin** terminates any operation in progress and resets the internal state machine to reading array data. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the system microprocessor to read the boot-up firmware from the Flash memory.

The device offers two power-saving features. When addresses have been stable for a specified amount of time, the device enters the **automatic sleep mode**. The system can also place the device into the **standby mode**. Power consumption is greatly reduced in both these modes.


AMD's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The data is programmed using hot electron injection.

#### **PRODUCT SELECTOR GUIDE**


Family Part Num	ber Am29LV400B		V400B		
Croad Ontions	Regulated Voltage Range: V <sub>CC</sub> =3.0–3.6 V	70R			
Speed Options	Full Voltage Range: V <sub>CC</sub> = 2.7–3.6 V		80	90	120
Max access time, ns (t <sub>ACC</sub> )		70	80	90	120
Max CE# access time, ns (t <sub>CE</sub> )		70	80	90	120
Max OE# access time, ns (t <sub>OE</sub> )		30	30	35	50

Note: See "AC Characteristics" for full specifications.


#### **BLOCK DIAGRAM**



#### **CONNECTION DIAGRAMS**



#### **CONNECTION DIAGRAMS**



	FBGA Bump Side (Bottom) View							
(A1	(B1)	(C1)	D1	E1	(F1)	G1	(H1)	
A3	A4	A2	A1	A0	CE#	OE#	V <sub>SS</sub>	
(A2	(B2)	(C2)	(D2)	E2	F2	G2	H2	
A7	A17	A6	A5	DQ0	DQ8	DQ9	DQ1	
(A3)	(B3)	C3	D3	E3	(F3)	G3	H3	
RY/B	/# NC	NC	NC	DQ2	DQ10	DQ11	DQ3	
(A4)	B4	C4	D4	E4	(F4)	G4	H4	
WE	RESET#	NC	NC	DQ5	DQ12	V <sub>CC</sub>	DQ4	
(A5	(B5)	(C5)	(D5)	E5	(F5)	G5	(H5)	
A9	A8	A10	A11	DQ7	DQ14	DQ13	DQ6	
(A6	(B6)	C6	(D6)	(E6)	F6	G6)	(H6)	
A13	A12	A14	A15	A16	BYTE#	DQ15/A-1	V <sub>SS</sub>	

# Special Handling Instructions for Fine Pltch Ball Grid Array (FBGA)


Special handling is required for Flash Memory products in FBGA packages.

#### **PIN CONFIGURATION**

A0–A17	=	18 addresses		
DQ0-DQ14 =		15 data inputs/outputs		
DQ15/A-1	=	DQ15 (data input/output, word mode), A-1 (LSB address input, byte mode)		
BYTE#	=	Selects 8-bit or 16-bit mode		
CE#	=	Chip enable		
OE#	=	Output enable		
WE#	=	Write enable		
RESET#	=	Hardware reset pin, active low		
RY/BY#	=	Ready/Busy# output		
V <sub>CC</sub>	=	3.0 volt-only single power supply (see Product Selector Guide for speed options and voltage supply tolerances)		
V <sub>SS</sub>	=	Device ground		
NC	=	Pin not connected internally		

Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.

### LOGIC SYMBOL




21523A-4

#### **ORDERING INFORMATION**

#### **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Am29LV400B

4 Megabit (512 K x 8-Bit/256 K x 16-Bit) CMOS Flash Memory 3.0 Volt-only Read, Program, and Erase

Valid Combinations				
Am29LV400BT70R, Am29LV400BB70R	EC, EI, FC, FI, SC, SI, WAC			
Am29LV400BT80, Am29LV400BB80	EC. EI. EE.			
Am29LV400BT90, Am29LV400BB90	FC, FI, FE, SC, SI, SE,			
Am29LV400BT120, Am29LV400BB120	WAC, WAI, WAE			

#### Trademarks

Copyright © 1998 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc.

ExpressFlash is a trademark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.