

uPSD3300 Series Design Guide for DK3300-ELCD Using KEIL

INTRODUCTION

This application note is based upon AN1943 and has been updated for the DK3300-ELCD Development Kit and, in addition, this document focuses on the use of the DK3300-ELCD with Keil's uVision2 Software Tools. It provides guidelines for the creation and development of applications for the Turbo uPSD Family of devices and shows a number of key steps to follow for creating a design based on the DK3300-ELCD Development Kit. The Kit has all the requirements for using the sample code and examples supplied.

Here, the basic flow is provided for creating a project using Keil Software tools. A simple application included in the Kit is demonstrated using Keil and shows the key features of Keil. The key steps in designing an application are enumerated in this document. PSDsoft, a key tool in using Turbo uPSD, is explained in detail by illustrating the Design used for the demonstration section. PSDsoft has been upgraded to connect to ST's JTAG programming cable (FlashLINK) or Raisonance's JTAG programming cable (RLINK-ST)

As shown in Figure 1, the uPSD3300 family is a series of 8051-class microcontrollers (MCUs) containing a new fast Turbo 8032 core with a large dual-bank flash memory, a large SRAM, many peripherals, programmable logic, and JTAG In-System Programming (ISP). It is important to make the correct selection in PSDsoft, using the HW Setup configuration menu.

Please see the uPSD on-line resources page for latest documentation and other referenced User guides and Application notes at the URL listed below.

http://www.st.com/stonline/products/families/memories/psm/soft_c2.htm

TABLE OF CONTENTS

IN	TRODUCTION
1	uPSD3300 FAMILY
2	DK3300-ELCD DEVELOPMENT KIT. 7 2.1 Overview 7 2.2 Contents of DK3300 Kit 8
3	PROJECT CREATION AND SAMPLE DESIGN DEVELOPMENT PROCESS.103.1 Key Design Development Steps103.2 Requirements113.3 Software Installation and Connections:113.3.1 Software Installation113.3.2 Physical Connections123.3.3 Installing Keil uVision12
4	USING KEIL AND ULINK FOR CREATING A NEW PROJECT
5	SAMPLE DESIGN AND DEMONSTRATION CODE FOR KEIL215.1 Purpose215.2 Compile Project.215.3 Flash Programming225.4 Single-Step Execution225.5 Breakpoints235.6 Debugging and Variables Watch235.7 Code Iteration245.7.1 Instruction Tracing25
6	SAMPLE DESIGN EXAMPLE 27 6.1 Description 27
7	ENTERING DESIGN IN PSDsoft EXPRESS307.1 Pin Definitions347.2 Page Register387.3 Chip-Select Equations397.4 I/O Logic Equations477.5 User-Defined Node Equations497.6 Additional uPSD Configuration507.7 Eitting Design51
	7.8 Merging 8032 Firmware with uPSD Configuration

7.9 JTAG Programming	54
7.10Watch It Run On DK3300-ELCD	57
3 CONCLUSION	58
APPENDIX A.DK3300-ELCD JUMPERS SELECTION AND DEFAULTS	59
APPENDIX B	60
APPENDIX C.PSDSOFT REPORTS	62
Project.frp.	62
Project.sum	66
REVISION HISTORY	68

57

1 UPSD3300 FAMILY



Figure 1. General Block Diagram of the uPSD33xx

1.1 uPSD3300 Family Overview

The uPSD3300 family is a turbo 4-clock per instruction 8032 MCU capable of being clocked up to 40MHz at 3.3V or 5.0V at industrial operating temperature range. Currently there are twelve family members that contain different combinations of flash memory size, operating voltage, and packaging (please see the full datasheet). In this Application Note, uPSD3334D-40U6 is used as the example. The term "Turbo uPSD" is used throughout the remainder of the document for brevity (see the Turbo uPSD3334 block diagram shown in Figure 2).

The Turbo uPSD family has a unique memory structure that includes two independent flash memory arrays (Main and Secondary) capable of read-while-write operation. This is ideal for In-Application Programming (IAP) because the 8032 can fetch instructions from one flash array while erasing/writing the other array. Individual sectors of each flash memory array can be mapped to virtually any 8032 address by the Decode PLD (DPLD) for total flexibility. The Turbo uPSD also contains a Page Register whose outputs feed the inputs of the DPLD. This allows paging (or banking) of flash memory to break the 8032's inherent limit of 64 Kbyte addresses. The 8032 may write to the Page Register at runtime.

For more complex designs, the Turbo uPSD is capable of placing each of the flash memory arrays (Main or Secondary) into 8032 code address space, into 8032 data space, or into both code and data space on the fly. Mapping flexibility like this supports IAP because either flash array may be temporarily placed into data space while the firmware is updated, then moved back into code space when finished, all under control of the 8032.

Many peripherals are available in this Turbo uPSD, including: two UART channels, one IrDA channel, one SPI channel, one I2C channel, six PWM channels, eight 10-bit ADC channels, nine Timer/Counters, a watchdog timer, low-VCC detection with reset-out, a general purpose PLD, many GPIO and a USB-JTAG Debugger.

All of the peripherals on Ports 1, 3, and 4 are controlled using 8032 Special Function Registers (SFRs).

I/O Signals on ports A, B, C, and D are controlled one of two ways:

- 1. by a block of xdata memory mapped control registers, whose base address (csiop) can be mapped anywhere using the DPLD; and
- 2. by the programmable logic.

<u>/</u>حک

In addition, Turbo uPSD offers a Cross-Bar I/O, which means that Peripheral functions on Port 1 are also available on Port 4 (cross-bar switch), providing more flexibility. There is no need to sacrifice one peripheral function when two functions are available on a single pin, just use the other port.

The JTAG channel on Port C is used for ISP and debug of the 8032 MCU core. ISP is ideal for rapid code iterations during firmware development and for Just-In-Time inventory management during manufacturing. JTAG ISP eliminates the need for sockets and pre-programmed devices, and requires no participation of the 8032. JTAG debug eliminates the need for expensive and intrusive hardware In-Circuit Emulator (ICE).

Figure 2. uPSD3334D Block Diagram



2 DK3300-ELCD DEVELOPMENT KIT

2.1 Overview

<u>/</u>حک

A picture of the DK3300-ELCD board, including the important connections, is shown in Figure 3. A list of jumpers JP0 - JP16 and their functions can be found on the DK3300-ELCD board's silk screen. For more detailed information on these jumpers, please refer to APPENDIX A., DK3300-ELCD JUMPERS SELECTION AND DEFAULTS or the DK3300-ELCD User's Guide. Board layout and schematics are available. Connectors CON1, CON2, and CON3 provide easy access to all Turbo uPSD signals for expansion or testing. UARTs are available on connectors marked UART0 and UART1. The FlashLINK/ RLINK-ST/ ULINK JTAG ISP cable connects at the connector, JTAG. The DK3300-ELCD has a graphical LCD interface and a fully-featured real-time clock with a back-up battery, a serial EEPROM, IrDA transceiver, PWM giving control over the LCD brightness, and a rotary encoder knob for selection of various demo applications. Board layout and schematics are available.

The sample design example code used for this application note is a Keil based project which shows use of the PWM and ADC function blocks within the uPSD3300 device. A pulse width modulated signal output from the PWM circuit is tied to an RC circuit resulting in a DC voltage that is proportional to the pulse width. This DC voltage is input to an ADC channel and is read after each time the pulse width out of the PWM is changed. The PWM setting and the ADC value read is displayed on the LCD.

The purpose of using this simple design project is to illustrate and demonstrate the use of Keil software and tools with the ULINK adapter on a uPSD development board. The Keil tools provide many features for editing, compiling, programming, and debugging a uPSD3300 MCU Series from STMicroelectronics. In the following sections, some of the main features are described to give you a feel for the simplicity and capabilities of the tools used for this sample design.



Figure 3. DK3300-ELCD Development Board Components

2.2 Contents of DK3300 Kit

STMicroelectronics provides a DK3300-ELCD Development Kit which is shipped with the following contents:

- Circuit Board: uPSD DK3300-ELCD Development Board- with a uPSD3334D-40U6 MCU with Enhanced Graphic LCD
- RLINK-ST, a USB-based JTAG adapter from Raisonance for debugging with Raisonance Integrated Development Environment (RIDE)
- ULINK, a USB-based JTAG adapter from Keil for debugging with Keil's uVision Tools
- USB Cables and RS232 Cables
- 110/220V Universal Power Supply Adapter
- Software and Tools CD's:

57/

- RKit Development Suite CD from Raisonance contains:
 - RIDE C-Compiler and Assembler (limited to 4 Kbytes code size)
 - RIDE Debugger Utility (no code size limit)
 - uPSD3300 sample projects and Application Note
 - Also includes ST's PSDsoft Express software for configuring the Programmable Logic inside the uPSD3300
- DK3300-ELCD CD from STMicroelectronics contains:
 - STMicroelectronics Datasheets, Tools, Software, uPSD3300 sample projects
 - User Manual and Application Notes
 - Keil uVision 2 Software and support Tools (Demo Version) for uPSD (Limited to 2 Kbytes code size)

Note: This Application Note assumes that you have access to the Development Kit and software tools.

3 PROJECT CREATION AND SAMPLE DESIGN DEVELOPMENT PROCESS

In the sections below you will be introduced to the process of using Keil for creating application Code using the Development board and the associated tools supplied with the Kit. The key steps for creating a new project with Keil are described. This is followed by section that uses the Keil environment and DK3300-ELCD board to demonstrate the sample design. The main features of Keil and its usage are then shown by loading and debugging the sample application. This way you gain familiarity with the board and the development to design your own applications. The unique feature of Turbo uPSD requires understanding of PSDsoft Express tool from STMicroelectronics. Any Turbo uPSD-based design requires having a good understanding and features of this tool. Following a detailed description of the process and features of PSDsoft used in this simple design, the design block diagram and the memory map are then explained where PSDsoft is used to set up set up the various components, interfaces and the programmable logic.

3.1 Key Design Development Steps

Design and development of applications using Turbo uPSD Family of products require use of both Development Boards from STMicroelectronics or hardware developed by the user in conjunction with Software and Tools that support uPSD Devices. It is important to follow some simple steps and guidelines for successful implementation of the project.

STMicroelectronics provides full support with Hardware Development Kits and Software Tools, utilities and support through the Support Website. The key design development steps for using Keil tools are as follows:

- Identify and select the right development Kits and Tools
- Design a Block Diagram of your Application in relation to the Turbo uPSD
- Design the Logic and connections to be used for the PLD available in uPSD
- Create Memory Maps and inputs for programming devices using PSDsoft Express tools
- Develop your application Code for the chosen Compiler (the Keil uVision2 is used here)
- Verify the project needs and match with the device used
- Compile and create the firmware and applications Code
- Enter data from the Block diagram and memory maps using PSDsoft Express Design flow
- Merge MCU and PSDsoft project to get the object file
- Flash the Code and Data using Tools including JTAG ISP (RLINK-ST / Flashlink)
- Debug, make changes, reprogram and finalize the project
- Test and qualify the design

This application note provides guidelines for design by showing the key steps as mentioned above. The document has been divided into sections that cover various areas. It is expected that the reader has previous experience of programming and applications development including the use of compilers.



First, an introduction to the Turbo uPSD. The family basic block diagram and features are introduced, followed by an overview of the DK3300-ELCD Development Kit (Board). This hardware is used with the Keil Tools to demonstrate ideas for project creation and design development. A simple example is used for demonstration and explained in detail to provide an understanding of the Keil tools and the DK3300-ELCD Development Kit. It is hoped that with this information and other supporting documents available from STMicroelectronics, you can design and develop your application/project using Turbo uPSD.

3.2 Requirements

In order to follow the examples and processes described here you will need a DK3300-ELCD Development Kit as described above (Refer to section 2.2, Contents of DK3300 Kit).

Note: The DK3300-ELCD Development Kit meets all the requirements for use in the example described here.

To use RLINK-ST, you will need a USB port and a Windows Operating System supporting the USB (Win98SE, Win2000, Me, XP).

RLINK-ST is a Full-Speed device (12Mbit/s). It is delivered with a standard USB cable.

Note: Win95, Win98 First Edition and NT4.0 do NOT support USB.

IMPORTANT:

57/

You must install PSDsoft Express 8.10 or later to have the capability to program a uPSD device.

3.3 Software Installation and Connections:

3.3.1 Software Installation

- Insert the Raisonance disc supplied with DK3300-ELCD Development Kit in your CD drive.
 The auto-run will bring up the program installation menu.
- First Install PSDsoft Express, taking all the default choices.
- Remove the Raisonance Disc and then insert the DK3300-ELCD Disc from STMicroelectronics in the CD drive.
- Navigate the screens and bring up the Menu page with "Install ST and 3rd Party Tools". Click on it and then select 'Keil IDE (Eval Version)'. Note this version is limited to 2KB of Code size. Install Keil uVision 2 Compiler.
- Next, go back to the Home menu on the CD and then navigate to bring up Menu page with "Copy Device Drivers and Demo Code". Click on it and then:
- Unzip the file pointing to C:\ root directory in your drive.

3.3.2 Physical Connections

- Connect RLINK-ST to your PC/Laptop using the supplied USB cable and let the USB driver install on Windows.
- Connect RLINK-ST ribbon cable to the JTAG connector on the DK3300-ELCD circuit board.
- Make sure that the Board is powered up using the Universal Adapter supplied with the kit and ensure that it is functioning. (See that the LCD display shows the text).
- Make sure that the Jumpers are set correctly. (Refer to APPENDIX A. at the end of the document for Jumper settings).

3.3.3 Installing Keil uVision

Note: the PSDsoft software must be installed first.

ST provides the Evaluation/Demo version of Keil with the DK3300-ELCD which is fully functional and licensed but limits Code size to 2KB. Users need to contact Keil (http:// www.keil.com) for acquiring a full version of uVision tools without limitations.

In this application note the simple design example used can be used with the demo version.

Use the executable uVision file to install the demo version of Keil on your computer. The Keil uVision tools provide an Integrated Development Environment that combines project management, source code editing, and program debugging in one single powerful environment.

The Keil ULINK connects directly to the JTAG pins of the STMicroelectronics (Turbo) uPSD device. There is only a JTAG connector required on the hardware.

The JTAG interface provides a broad range of debug features on the standard production chip. It allows you to debug the application which is running on an unmodified target system with minimal hardware overhead. In addition, the JTAG interface may be used as high-speed interface for programming the on-chip Flash.

JTAG debugging provides several features that are fully supported by the Keil uVision Debugger:

- Start / Stop the microcontroller.
- Up to 4 code or access breakpoints. Even an address range is supported.
- Read/write access to whole address space (data, code, xdata).
- Single step or procedure step program execution.
- Instruction Trace

Additional features will be shown with the simple demonstration program used with this application note in the next section.

With the uVision IDE you can download and test your applications in the same environment. This shortens the development cycles.



4 USING KEIL AND ULINK FOR CREATING A NEW PROJECT

Keil's IDE environment provides a very simple way to create a new project by adding files and building the project. The Hex code generated is merged with a PSDsoft project to generate the object code. This merged object code is then 'flashed' into the target device using Keil IDE Tools and the ULINK JTAG Adapter. Below are shown the basic Screenshots and steps involved in this process.

Launch KEIL from the Windows programs menu or from the KEIL icon on your desktop. Next, you'll see a blank work area with the Keil uVision2 title menu bar as shown in Figure 4 below:

Figure 4. uVision2

57/

₩µ¥ision2	_ & ×
Eile Edit Yiew Project Debug Flash Peripherals Iools SVCS Window Help	
- 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	b
[結]目❷刊史(2) 1) → 註(3) ◎ ◎ ♡ ど目目 >	
	1
To La Contraction of the second secon	
put Mindow	
Image: State	
	NUM OVR R/W

Next from the Project Pull down menu as shown, select new project:

Figure 5. Project Pull-down Menu

🚆 µVision2		
∐ <u>F</u> ile <u>E</u> dit ⊻iew	Project Debug Flash Peripherals Iools SVCS Window Help	
	New Project	
	Import µVision1 Project	
	Open Project	
	⊴ose Project	
	Components, Environment, Books	
	Select Device for Target	
	Remove Item	
	Ogtions Alt+F7	
	🚰 Build target F7	
	Rebuild all target files	
	Translate Ctrl+F7	
	👗 Stop build	
	1 C:\Keil\C51\EXAMPLES\ST uPSD\upsd3300\DK3300-ELCD\PWM_ADC\pwm_adc.Uv2	
	2 C:\Keil\C51\EXAMPLE5\ST uP50\upsd3300\DK3300-ELCD\New_DK3300_Project\MyProject1.Uv2	

You will get the following Screen. Enter your Project Folder and uvision project you want to create.

Figure 6. Create a New Project

Create New P	oject		? ×
Savejn: 🔁	new_upsd_project		
I			
File <u>n</u> ame:	new_upsd_project		<u>S</u> ave
Save as <u>type</u> :	Project Files (*.uv2)	•	Cancel
55.5 30 <u>3</u> po.			

The name "new_upsd_project" is being used as the new project folder and project file name in this example. Save the file name and you will automatically be asked via a screen (Figure 7) to select the device for the target.

<u>ل</u>رک

Figure	7.	Select	Device	for	Target

Select Device for Target 'Target 1'		?×
Vendor: ST Microelectronics Device: uPSD3334D Family: MCS-51 Data base	Use Extended Linker (LX51) instead of BL51 Use Extended Assembler (AX51) instead of A51 Description:	
	Fast 10 MIPS Turbo 8032 core with: 256KB main Flash memory and 32KB secondary Flash memory, 8KB battery-backed SRAM, General purpose PLD, JTAG Debugging and In-System Programming via Keil ULINK, I2C, SPI, PWM, DDC, Timer/Counters, PCA, 8 channel 10-bit ADC, 2 UARTs, Supervisor with Reset In/Out, LVD, Watchdog Timer	A
	OK Cancel	

Select the device for the DK3300_ELCD Board. It is uPSD3334D.

The next screen provides you with the option to copy the appropriate startup files for this device as shown in Figure 8.

Figure 8. Startup file copy option

57/

µ¥ision2	×
?	Copy uPSD33xx Startup Code to Project Folder and Add File to Project ?
	<u>Yes</u> <u>N</u> o

Select "Yes": Your IDE environment will be updated to reflect the added file.

Next, you must copy the appropriate header files for the device chosen. These files can be taken from other sample projects or examples files.

After this you can create your own code files and add them to the source group, e.g. the file "my_project_code.c" file.

When you check your project folder you should have your required header and code files as well as startup files. Your folder may have files along the lines shown in Figure 9.

Figure 9. New Project folder Basic files

Open File									<u>?</u> ×
Look jn: 🔂 r	new_upsd_projec	t		•	¢	£	گ		
 my_project_ new_upsd_p new_upsd_p new_upsd_p new_upsd_p new_upsd_p STARTUP33 STARTUP33 STARTUP33 STARTUP33 upsd3300.h 	_code.c project.lnp project.M51 project.Opt project.plg project.Uv2 .A51 .LST .OBJ	iupsd3300_⊦	hardware.h						
File <u>n</u> ame:	new_upsd_proje	ot.Uv2			_			<u>O</u> per	
Files of <u>type</u> :	All Files (*.*)					•		Cance	



4.1 Device/target Setup Environment Options

After you have added all your code and ensured that all PSDsoft project files related to this project have been created and saved; you should click on the project options screen to set the environment. The following screens show the options to be taken:

Figure 10. Options for Target

67/

Options for Target 'Target 1'	?×
Device Target Output Listing C51 A51 BL51 L	ocate BL51 Misc Debug Utilities
ST Microelectronics uPSD3334D	
∐tal (MHz): 40.0 Memory Model: Small: variables in DATA	
Code Rom Size: Lompact: 2K functions, 64K program	Use Un-chip ARAM (UXFFUU-UXFFFF)
Off-chip Code memory Start: Size: Eprom Eprom	Off-chip Xdata memory Start: Size: Ram Bam
Eprom	Ram
Code Banking Start: End: Banks: 2 Z Bank Area: 0x0000 0xFFFF	 □ 'far' memory type support □ Save address extension SFR in interrupts
OK Ca	ancel Defaults

Note: It is important that the selection for Code Rom Size= Small Program or 2K or less should not be used with the Evaluation/Demo version of Keil Tools for this Application Note.

Figure 11. Configure ULINK

evice Target Output Listing C	51 A51 BL51 Locate BL51 Misc Debug Utilitie	es
Configure Flash Menu Command-		
Use Target Driver for Flash Prop Use Target Driver for Flash Prop	gramming	
ST-uPSD ULINK Dr	iver 🗸 Settings	
C Use External Tool for Flash Pro		
Command		
Arguments:		
- Bun Independen	ł	
	·	
	OK Cancel Defaults	

Make sure you select the right ULINK drivers



Serial No: U0066A5E	IDCODE Device Name IR len Move TD0 • 0x3450F041 ST Turbo uPSD 3300 5 Up TD1 • 0x3450F041 ST Turbo uPSD 3300 5 Up O Automatic Detection ID CODE: • 0x3450F041 • 0x3450F041 • Automatic Detection ID CODE: • 0x3450F041 • 0x3450F041 • Automatic Detection ID CODE: • 0x3450F041 • 0x3450F041 • Automatic Detection ID CODE: • 0x3450F041 • 0x3450F041 • Add Delete Update IR len: • 0x3450F041
Debug Cache Options ✓ Cache <u>D</u> ata ✓ Cache <u>X</u> data	Flash Programming Erase © Full Chip © Flash Sectors © Da not Frace
Misc Options Verify Application in ROM CSIOP Start Adress:	Verify Verify Programming PSDsoft Project File Browse

Figure 12. uPSD ULINK JTAG Setup Options

57

Note: ensure that you have the correct PSDsoft Project file (*.ini) for your device and application in this setting:

evice larget Output Listing	US1 A51 BL51 Locate BL51 Misc Debug	Utilities
Select Folder for Objects	Name of Executable: new_upsd_pro	ject
Create Executable: .\new_u	upsd_project	
Debug Information	🔽 Browse Information 🗌 Merge32K Hexfile	e
Create HEX File HEX Fi	ormat: HEX-80	
C Create Library: .\new_upsd_	_project.LIB	🔲 Create Batch File
C Create Library: .\new_upsd_ -After Make	_project.LIB	Create Batch File
C Create Library: .\new_upsd_ After Make Beep When Complete	_project.LIB	Create Batch File
C Create Library: .\new_upsd_ After Make Beep When Complete	_project.LIB	Create Batch File
C Create Library: .\new_upsd_ After Make ☑ Beep When Complete □ Run User Program #1: □ Bun User Program #2:	_project.LIB	Create Batch File
 Create Library: .\new_upsd_ After Make ☑ Beep When Complete □ Run User Program #1: □ Run User Program #2: 	_project.LIB	Create Batch File Browse Browse
 C Create Library: .\new_upsd_ After Make ☑ Beep When Complete □ Run User Program #1: □ Run User Program #2: 	_project.LIB	Create Batch File Browse Browse

Figure 13. Target Output Options setting

Select the correct HEX file format



5 SAMPLE DESIGN AND DEMONSTRATION CODE FOR KEIL

5.1 Purpose

The demonstration application code is a Keil-based project that shows the use of the PWM and ADC function blocks within the uPSD3300 device. A pulse-width modulated signal output from the PWM circuit is tied to an RC circuit resulting in a DC voltage that is proportional to the pulse width. This DC voltage is input to an ADC channel and is read after each time the pulse-width signal from the PWM is changed. The PWM setting and the read ADC value is displayed on the LCD.

This simple demonstration project will illustrate the powerful software development tools based upon Keil software, and the ULINK JTAG adapter, which provides many features for editing, compiling, programming, and debugging a uPSD3300 MCU Series from STMicroelectronics. This demo will quickly illustrate the specific features below to give you a feel for their simplicity and capability:

- Project Compilation and Flash Programming
- Single-Step Execution and Source-Level Debugging
- Device-Specific Formatted Displays
- Breakpoints
- Symbolic Debugging and Variables Watch
- Code Iteration
- Instruction Tracing approaching Real-Time performance

The ULINK kit, and the DK3300-ELCD Development Board or your own designed circuit board with a uPSD3300 MCU is all that is needed to develop code. Keil's debugger utility can be used to symbolically debug 8051 code generated. The demo version limits code size and usage. Check (http://www.keil.com) for more information on Keil Software and upgrades.

5.2 Compile Project

57/

Launch KEIL from the Windows programs menu or from KEIL icon. Select Open Project and follow the path to select the project file as shown in Figure 14

Figure 14. Select Project File

Select Projec	t File	 ×! * ⊞•	
PSDsoft	Uv2		
l File <u>n</u> ame:	pwm_adc.Uv2	<u>O</u> pen	
Files of <u>type</u> :	Project Files (*.uv2)	Cancel	

- Double- click on *pwm_adc.uv2*,: \KEIL\C51\examples\st_upsd\upsd3300\DK3300-ELCD\PWM_ADC\pwm_adc.uv2
 The Keil environment will display with multiple windows and icons. Refer to Figure 48 in APPENDIX B. for help as you follow along.
- Click Structure "Options" to verify that PSDsoft project paths and other target options are shown correctly.
- Click III "Build All". This compiles and builds the project. Messages are displayed in the output window.

5.3 Flash Programming

- Click # "LOAD". This operation will flash the merged object code in the target device and for use by the debugger.
- Start the Debugger by clicking (Start/stop debug". This starts the debuuging and refreshes the Keil environment showing actions in the "Output Window". Refer to Figure 48 in APPENDIX B.

5.4 Single-Step Execution

 Click I "Run" to see that program runs full speed with the DK3300-ELCD Display showing the following lines of text:
 PWM to ADC DEMO



PWM = xx ADC = yyy where xx and yyy are changing with each execution of the program loop.

- Click 💒 "RST" and the program returns to first line of the main program.
- Click Of "Step-Over" to execute one line of C code. You can scroll down to see more lines of code in the program.
- Click O⁺ "Step-Over" again, which passes you over, and continue until timer0_init().
- When the yellow pointer is on timer0_init(), click the called function, timer0_init().
 Step-In". The debugger is now in the called function, timer0_init().
- Double click R "Disassembly". This opens a display named, "Disassembly" showing both C and Assembly code source instructions.
- Click G "Step-Over" a few times to see that code execution can be stepped one assembly instruction at a time.
- Click Rst "Reset" to return to main program, pwm_adc.c

5.5 Breakpoints

57/

Four hardware breakpoints are available on uPSD3300.

- Set one breakpoint by setting the cursor on the left of the line of code (printfLCD(msg_buff);) and clicking on minimum "Insert Breakpoint"; a red dot at the beginning of line of code appears as shown in Figure 48 in APPENDIX B.
- Click I "Run", the program will run until hitting breakpoint. The yellow pointer
 indicates where MCU execution has stopped in the main program, now waiting for your debugging command.
- Click I "Run" repeatedly. See that the display value changes for PWM and ADC after each cycle. You will see increasing values for PWM and decreasing values for ADC each time one loop of code is executed within the while(1) loop construct.

5.6 Debugging and Variables Watch

- For this project watch variables were selected during Target device set up aand they are shown in the watch Window which appears at bottom of screen (Refer to Figure 15). See how at each stepping the variables change.
- Click I "Run" repeatedly. See that the display value changes for PWM and ADC after each cycle.

Figure 15. Variable Watch Window

Watches	▲ X	
Name	Value	
i provi k	0x20	
ADC_channel	0x07	
ADC_result	0x03BC	
Locals	$\langle \text{Watch #1} \rangle \text{Watch #2} \rangle$	

5.7 Code Iteration

- Make this code change in Flash memory.
- Close the Debugger by clicking on (1) (this is same icon that "starts" the Debugger).
- Now you are in the editor. Go to file *pwm_adc.c* by clicking on its file tab and change the following C code statement from Ö. printfLCD("PWM to ADC DEMO"); to printfLCD("PWM ADC DEMO");
- Click ## "Build All" to recompile and rebuild the program.
- Start the Debugger by clicking a "Start/stop Debugger" to re-program this new code into Flash memory.
- Click I "Run" and see that the LCD display now shows "PWM ADC DEMO"
- Go back to the editor. Go to file *pwm_adc.c* and change text back to original printfLCD("PWM to ADC DEMO")
- Click I "Build All" to recompile and rebuild the program.
- Load the program in device by clicking on W "LOAD" to re-program this new code into Flash memory



- Click I "Run" and see that LCD display now shows original text "PWM to ADC DEMO"
- Click et "Reset".
- Go back to the file **pwm_adc.c** by clicking on its file tab.
- Set one breakpoint at line of code (printfLCD(msg_buff);) as shown in Figure 48 in APPENDIX B.

Note: the red dot indicates where the breakpoint is set and the yellow arrow indicates the next instruction to execute.

- Go back to the file pwm_adc.c and remove the breakpoint by clicking on the icon the icon the top so that the red dot is gone
- Click I "Run" and notice that the LCD display shows continuous changes in values of PWM and ADC as the loop is executed multiple times. This is seen by changing vales of PWM and ADC in the LCD display.
- After about 10 seconds click. <a>V "Halt".

5.7.1 Instruction Tracing

The uPSD will rapidly stream a record of all the MCU instruction steps out to the ULINK adaptor. From this data, uVision will create a formatted file to help you find even the most stubborn bugs, showing a history instruction steps that the MCU has last executed.

■ •To enable Trace, select from the debug bar ↓ (Figure 16).

Figure 16. Debug Bar

5/



A Trace Display file can display program source code in both C and Assembly formats.

- Go back to the file **pwm_adc.c** by clicking on its file tab.
- Set one breakpoint at line of code (printfLCD(msg_buff);) as shown in Figure 48 in APPENDIX B. by moving the pointer on the left of the line of code and clicking on A red dot is seen on left of line of code.
- Click I "Run", and the MCU will run until hitting the breakpoint, then a window will open showing the Assembly source code, as shown in Figure 48 in APPENDIX B.

Note: The Program Counter in Register and in the Trace Dissassembly window

Go back to the file pwm_adc.c and remove the breakpoint by clicking on the top.

- Click I "Run" and notice that the LCD display shows continuous changes in values of PWM and ADC as the loop is executed multiple times while tracing is occurring in the background. This is seen by changing vales of PWM and ADC in the LCD display.
- After about 10 seconds click. "Halt".
- See the messages in the windows which are shown in the output window recording the actions taken (Figure 17).

Figure 17. Output Window (Messages)



Note: the output window provides action / error messages from the Integrated Development Environment.

Now that you have had a feel for the sample design example by running the demonstration application on DK3300-ELCD and manipulating some of the features of Keil compiler and debugger, the Design itself is examined by describing the details of implementing it using PSD-soft.

During the steps, the whole PSDsoft design flow process is fully detailed, explaining the features and its relevance to the design. Also, the key points are highlighted to ensure you consider and match with your own applications using DK3300, or your own designed board with the RIDE environment and PSDsoft tools.



6 SAMPLE DESIGN EXAMPLE

6.1 Description

57/

This simple design chosen for this example and demonstrated earlier uses the Code and the memory maps for the PWM-ADC application supplied as a demo with the DK3300-ELCD. As explained in the Design flow the key step is to first develop the application relationships and configurations. Here the example demonstration is represented by the block diagram in Figure 18 and the associated memory map is shown in Figure 19. The main Flash memory is paged, and few of the 8032 interfaces (e.g., ADC, PWM) are configured and used. The idea is to touch several aspects of the uPSD that may be unfamiliar to a typical 8032 user and to give you an idea of how to use the design tools as well as giving an overview of the Turbo uPSD3334 architecture. The design is based upon DK3300-ELCD Development Board. And the application code is developed and compiled using Keil.

Please refer to the general Users Guide for Keil, the DK3300-ELCD Quick Start, the DK3300-ELCD User Guide and the User Guide for PSDsoft as needed.



Figure 18. Design Example Block Diagram

The 8032 outputs a repetitive PWM pulse train with a slowly varying pulse-width to an RC network which converts the pulse train into a slowly sweeping DC voltage (0V to 3.3V). This DC signal is looped back into an ADC input. The 8032 will write the resulting HEX ADC conversion value to the LCD so you can watch the results. The RC network and loop back is implemented with two jumper blocks (JP14 and JP15) on the DK3300-ELCD board.

Additionally and independently, a 4-bit, auto-reloading down-counter is created using PLD MicroCells. The 8032 directly loads the initial count value into four MicroCells, and that count is automatically loaded into another four MicroCells that create the 4-bit down-counter. Reloading occurs each time the counter reaches the terminal count of zero. Terminal count is indicated externally by a pulse on a Turbo uPSD output pin. The down-counter is clocked by an ALE signal (although in this example ALE was a random choice, it could be any signal). The 8032 may load a different initial count at anytime, creating a variable divider of the ALE signal.

The Graphic LCD module (ELCD) is connected to the Turbo uPSD3334 via Port A for data and Port B for some glue logic and chip-select signals. Port A operates in a special data bus repeater mode for this example, called Peripheral I/O mode. MCU8032 data will pass through Port A only for a given address range. The details for entering into PSDsoft and the equations used are described later into this document. (Refer to AN2028 Application Note for further details of the Graphic LCD Driver and the Hardware Interface with Turbo uPSD.).



Figure 19. Design Example Memory Map

The memory map in Figure 19 shows that in this design example, 32K byte secondary flash memory is used for Xdata space, and the 256K byte main flash memory is mapped into the Code space with fs1-fs7, banked over 7 pages. The nomenclature fsx, csbootx, rs0, csiop, and psel in Figure 19 refer to the individual internal Turbo uPSD memory segments. The Turbo uPSD main flash memory has a total of eight 32 Kbyte segments (fs0..fs7) (256Kbyte-Total).



The Turbo uPSD secondary Flash memory has a total of four 8 Kbyte segments (csboot0 - csboot3). All segments are being used in the example code supplied for this design. The Turbo uPSD 8 Kbyte SRAM has a single segment (rs0). A group of uPSD control registers which control I/O ports A, B, C, and D lie in a 256-byte xdata address space whose base address is named csiop. The Turbo uPSD has a data bus repeater feature that is enabled over a given address range as specified by psel. Figure 18 also shows external memory select signals (LCD_E1 and LCD_E2) required by the ELCD Module. This memory map is specified using the software tool PSDsoft Express. Each memory segment can be placed at virtually any address, which provides an infinite number of mapping schemes. In a later section all the equations used are listed and the mapping for the various signals as used by PSDsoft. The key PSDsoft screens are shown and explained for this example.

For simplicity in this particular application note, the 8032 will "boot" and run code contained completely within the 32 Kbyte main flash segment in Code space (fs0) and the 256 Kbyte main flash is treated as Code space paged into multiple pages. The font code required resides is in secondary flash segment csboot3 of the xdata mapped memory space. However, you can define alternate memory maps to meet the needs of your particular project. The uPSD memory space can be re-configured to use the secondary as Code space and the primary 256KB flash as Xdata space. (Refer to Turbo uPSD Datasheets and related documentation for further details).

A special register, called the VM Register within the csiop register block, is used to "reclassify" the main flash memory from code space to data space. The VM Register can be accessed by the 8032 at runtime to perform a variety of manipulations. PSDsoft is used to set the initial value of the VM Register upon power-up.

/رکا

7 ENTERING DESIGN IN PSDSOFT EXPRESS

As shown earlier the key to a successful implementation is defining the desired memory map and then entering the design into PSDsoft. A demonstration design is used to navigate through the steps in the PSDsoft express tool and highlights the key items in this particular example. This way, it is possible to illustrate both the PSDsoft capabilities as well as provide a better understanding and use of PSDsoft's key features in the implementation of the design. Emphasis on setting up the various pin configurations and the associated equations for the PLD portions will be displayed. PSDsoft generates many reports that are very useful for review and analysis. In APPENDIX C. some of the key reports have been given for this project and can be easily correlated to the Design's block diagram and Memory map (Refer to Figures 18 & 19).

PSDsoft Express is a free tool available from STMicroelectronics, and you will need to download and install the latest version (v8.10 or later) from STMicroelectronics' website at www.st.com/psd, then look for "Software Downloads". In the following, the key inputs of the sample design are highlighted by showing the Design flow and then by integrating with application code (hex files) to generate the object file which will be programmed using the PSDsoft JTAG.

PSDsoft Design Express is shown and explained below:

Start PSDsoft Express. - You will get the main design flow screen as shown in Figure 20.

لرکا

This is your starting point. Refer to PSDsoft Users guides for more details



Figure 20. PSDsoft Express Design Flow

Click on "Specify Project". You will get the screen shown in Figure 21.

Figure 21. PSDsoft Specify Project Screen

57

PSDsoft - Project
Specify one of the following options Create a new project Open an existing project Save current opened project to a different name Delete an existing project
OK Cancel

Select "Open an existing project" (as the demonstration example is being used) and a number of entries will be shown. Next, select the correct PSDsoft project folder and you will be shown this screen. Note the filename used by PSDsoft for this example is project.ini

Figure 22. PSDsoft OPen Project Screen

Project Eolder: C:\Keil\C51\EXAMPLES\ST uPSD\upsd33 Project Name: project Enter project description: Combo Demo code to demonstrate Turbo uPSD's IPs: PCA-P'w/M, I2C, SPI, and JTAG, it runs on a DK3300 ELCD board.	Browse to specif include a brief de	fy a folder, then name your project. Optionally, you can escription.
Project <u>Name:</u> project Enter project description: Combo Demo code to demonstrate Turbo uPSD's IPs: PCA-PW/M, I2C, SPI, and JTAG, it runs on a DK3300 ELCD board.	Project <u>F</u> older:	C:\Keil\C51\EXAMPLES\ST uPSD\upsd33 Browse
Enter project description: Combo Demo code to demonstrate Turbo uPSD's IPs: PCA-PW/M, I2C, SPI, and JTAG, it runs on a DK3300 ELCD board.	Project <u>N</u> ame:	project
Combo Demo code to demonstrate Turbo uPSD's IPs: PCA-PWM, I2C, SPI, and JTAG, it runs on a DK3300 ELCD board.	Enter project de:	scription:
	JTAG, it runs or	n a DK3300 ELCD board.

This verifies that you have made the right selection. Next go to the second step in the design flow "Define PSD and MCU/DSP". This step defines the MCU selected. As Keil is used, all the necessary parameters are identified in the project.ini file. This step is performed to verify that the entry is correct. You should see the following screen:



Figure 23. Select MCU and Initial Placement of Flash in Code Space or Data Space

Select an MCU/	/DSP and its control signal options. If your	Use product selection wizard.
MCU7DSP does specify its contro	a not appear on the list, select Uther, then ol signal configuration. Check latest MCU/DSP	Wizard
and PSD data s	heets to confirm AC timing compatibility.	PSD Family:
Manufacturer:	CTM and a bandar	uPSD3000
T		Part Number: uPSD3334D
Type:	uPSD33XX	Package: U (80-Pin TQFP) 🔻
Control Signals:	/w/R, /RD, /PSEN	Voltage: 4.5V-5.5V
Step 3: Sele	ect PSD configuration	
Select a particul	lar configuration for the device.	
Bus Width:		8-bit
Bus Mode:		Multiplexed Bus
ALE/AS Ac	stive-level:	High
Main PSD f	flash memory will reside in this snace at nower-up:	Deserve Cause Only
0 1		Program space Only
Secondary	PSD flash memory will reside in this space at power-	-up: Data Space Only
Description for a	any selection above	
	FN\	<u>.</u>
- Classic 8051 t	ype control signals: RD WR PSEN\	-
		<u></u>

Notice that all items compare with the design block diagram. The key items are circled.

Here you can set the parameters if your design and memory map are different. The key items (fields) for this screen are:

- 1. Select the MCU. In this case it is STMicroelectronics, then uPSD33xx, then uPSD3334D.
- 2. Select the main flash memory to reside in 8032 program space at power-up (this means that the 8032 _PSEN signal is routed to the secondary flash array).
- Select the secondary flash to reside in 8032 code space at power-up (this means that the 8032 _RD and _WR signals are routed to secondary flash array). Make sure that screen looks like as shown above.
- 4. Click OK. Now and then go to the next stepin the Design Flow "Define PSD/Pin/Node Functions". This is described in detail in the next section.

<u>/</u>حک

7.1 Pin Definitions

You will be shown the Pin Definitions screen. The entry is normally a 3-step process:

- 1. Select the pin based upon the selected device output.
- 2. Add or update the pin function and features, name as shown the second portion.
- 3. Complete all pin definitions and then continue to the next step.

Since the example design is completed, this will show all the pin definitions as shown in the block diagram (Figure 18).

Click through the pins and see how they are configured and how they relate to the design.

You will notice that upon clicking on the radial button the associated pin name is shown in the Step-2 portion and identifies how the pin function is configured (whether as CPLD input/ output or as other mode.)

For the sample design, the key signal names will be shown as related to interfacing with ELCD screen and their relationship to Design block diagram. (Refer to the Block diagram and the LCD pin connections: Figure 18 and Figure 19. See that they are similar for the design)

You will also notice that you cannot change the definition of some pins because they have a fixed function. PSDsoft already take cares of this.

In this design the pin configurations for Port A and Port B[1..4] are shown below.

Port A should be in the Peripheral mode; (Figure 24)

Port B, pins 1 and 2 should be in the Combinational Logic Output mode (Figure 25)

and Port B, pins 3 and 4 should be in the External Chip-Select, Active-High mode (Figure 26). Here is a sample of each:

۲/

Figure 24. Pin definitions for Port A

57

pa7	🕞 pa7	p4.1 C		
pa6	C pa6	p4.0 C		Name: pa7
pa5	C pa5	p3.7 C		and the second
pa4	C pa4	p3.6 C		Pin Function
pa3	C pa3	p3.5 C		CPLD Input
pa2	C pa2	p3.4 C		C Logic or address
pa1	C pa1	p3.3 C		C Latched address
pa0	C pa0	p3.2 C		C PT clocked register
pb7	C pb7	p3.1 C		C PT clocked latch
En_EA	C pb6	p3.0 C		
En_EB	C pb5	p1.7 C		CPLD Output
.CD_E2	C pb4	p1.6 C		C Combinatorial
.CD_E1	C pb3	p1.5 C		C D-type register
CD_RW	C pb2	p1.4 C		C T-type register
.CD_A0	C pb1	p1.3 C		C SR-type register
	C pb0	p1.2 C		C JK-type register
	C pc7	p1.1 C		C External chip select - Active Hi
tdo	C tdo	p1.0 C		C External chip select - Active-Lo
tdi	⊂ tdi	a11 C	a11	
	C pc4	a10 C	a10	Other
	C pc3	a9 C	a9	C GP1/0 mode
	C pc2	- Be	a8	C GP I/D mode with pin enable
tck	C tck	ad7 C	ad7	C Latched address out
tms	C tms	ad6 C	ad6	Perinheral I/D mode
pd2	pd2	ad5 C	ad5	reipneianzo noue
pd1	C pd1	ad4 C	ad4	

Figure 25. Pin definitions for Port B (Pins 1-2)



<u>ل</u>ركم

Figure 26. Pin definitions for Port B (Pins 3-4)



Walk through some of the pins to verify each pin definitions and get an overview of the design implementation.

Click "Next" in step-3 (final step) to move on to the Design Assistant for memory mapping and logic equations. You will see the Design Assistant Screen with the following tabs:

- Page Register definition
- Chip Select Equations
- I/O Logic Equations
- User-defined Node Equations

This is a key part of the design process and requires careful entry for the pin definitions and associated memory maps and logic equations. Since this determines how PSDsoft maps the memory Address space and makes the PLD connections it is imperative that the memory map matches the chip selects for individual memory elements of the Turbo uPSD (memory external to the 8032 core). Definition of the use of the Turbo uPSD Page Register is also required.

Four memory blocks (Main flash, Secondary flash, SRAM, and Control Registers) external to the 8032 core are available and are individually selected segment-by-segment when 8032 addresses are presented to the Decode PLD (DPLD). Each of these memory segments has its own chip-select name (fs0, fs1.. csboot1, rs0, csiop, and so forth). Equations for these chip-selects, and for any external chip-selects, must be specified using PSDsoft Express. For this example, chip-selects are defined to match the memory map.

7.2 Page Register

Paging bits may be used for other types of memory manipulation (such as memory swapping), but that will be discussed in other application notes.

Select this bit for memory paging. Use one bit to define two memory pages, use two bits to define four pages, three bits for eight pages and so on. Select enough bits to cover the number required pages. Always start with pgr0 and add more bits going upward, as these bits are an extension of the MCU's or DSP's natural address bits.

The MCU/DSP reads and writes the PSD page register bits at run-time to control the system memory map. Outputs of the page register feed the inputs to both PLDs within the PSD.

Since eight memory pages (or banks) are needed as shown in the memory map diagram of the design (Figure 19), three paging bits $(2^3 = 8)$ are specified in the Screen below (Figure 27)

😭 🔛 😪			
Design Assistant			
real Begister Definition	Envelience [LOD Lasti	- Faustine [] Lee defined Mede Faustine]	_
ige rregister bennition Chip Select	Equations 170 Logi	: Equations User-defined Node Equations	
 Define how individual PSD page re Each bit added for 'paging' can ex 	egister bits will be use tend the MCU/DSP -	d. address range. Start with pgr0.	
Each bit added for 'logic' can be u	ised as logic input to	he PLDs. Start with pgr7.	
Define use of page register bits			
Page Reg Bit T	ype of Use	Name of Logic Signal	
pgr7: 🗖 pa	aging 🗖 logic		
pgr6: 🗌 pa	aging 🗖 logic		
pgr5: 🔽 pa	aging 🔲 logic		
pgr4: 🗖 pa	aging 🗖 logic		
pgr3: 🗌 pa	aging 🔲 logic		
pgr2: 🔽 pa	aging 🔲 logic	par2	
pgr1: 🔽 pa	aaina 🗖 logic	port	
par0: 🔽 pa	aging 🗖 logic	Dorff	
	sging , logio	pgro	
Description			
The MCU/DSP reads and writes system memory map. Outputs of	the PSD page regist the page register fee	er bits at run-time to control the	
PSD.	the page register ree		
1			
<< Back Nex	(t>> Reset All	View Done Cancel	
11 C M4	Pasat In C.	Decet in 1	
C p4.4	_nese(_in () Vref ()	VRFF	
II (194)			
0 p4.3	0		

Figure 27. Page Register Definitions



Click "Next" to move on to the "Chip Select Equations" Definition Screen.

7.3 Chip-Select Equations

Now you will see the Chip-Select definition screen (Figure 28). Some of the signals will be shown in this application note for understanding the different types. You can go through each one to get the pin definitions. The key signals based upon the Block diagram (Figure 18) are shown in the following screens:.

Figure 28. Design Assistant Chip select equations (rs0)

Design Assistant		<u>- 🗆 ×</u>
Page Register Definiti	on Chip Select Equations 1/O Logic Equations User-defined Node Equations	
Design Assistant Page Register Definiti For each chip select, additional signal qual Signal qualifiers are li logic OR by using ne Main PSD flash mem Secondary PSD flash List of chip selects Ist of chip selects Ist of sign fs0 fs1 fs2 fs3 fs4 fs5 fs6 fs7 csboot0 csboot1 csboot2 csboot3	on Chip Select Equations I/O Logic Equations User-defined Node Equations select a page number if memory paging is used, the active address range, and any fifters. Ensure PSD page register bits have been defined if used here. Double click any of the signal names below to append the signal names to the "Logical AND of Signal Qualifiers" box where the cursor is located. sted in box on right. Logically AND qualifiers within same line using % symbol. Create time below. Use 1' symbol for logical ND T. Double click any of the signal names below to append the signal name to the "Logical AND of Signal Qualifiers" box where the cursor is located. ory will reside in this space at power-up: Program Space Only Enter system memory information Page Page Hex Start Hex End Logical OR with next statement:	
	<pre></pre>	

- 1. Click the chip-select signal rs0 for the 8 Kbyte xdata SRAM (see Figure 28)
- 2. Make sure that its definition matches the memory map in Figure 19. Note: No page number is specified for rs0 since the SRAM is common to all pages (page independent). Additional signal qualifiers (8032 control signals _rd, _wr, _psen, and ale) are NOT needed for internal uPSD chip-selects as this is taken care of in silicon. The SRAM always defaults to 8032 data space. At any time, you may click the "View" button to see how you are doing, and a summary will appear.
- Click on the chip-select csiop (Chip Select I/O Port). This is a band of 256 xdata registers used to control Turbo uPSD Ports A, B, C, D, the Page Register, power management, and other functions.

40 of the 256 registers are used (see the complete Turbo uPSD datasheet for register definitions and their address offset from the csiop base address). There is no need to specify additional signal qualifiers for csiop, and it is not allowed to place csiop on a particular memory page.

Figure 29. Design Assistant Chip select equations (csiop)

PSDgott Project Pile Design Assistant Window Heip Place Register Definition Chip Select Equations 1/0 Logic Equations User-defined Node Equations Page Register Definition Chip Select, select a page number if memory paging is used, the active address range, and any additional signal qualifiers are listed in box on right. Logically AND qualifiers within same line using % symbol. Create logic DR by using next line below. User's motion for logical NDT. Double click any of the signal names below to append the signal name to the 'Logical AND of Signal Qualifiers' box where the cursor is located. Main PSD flash memory will reside in this space at power-up: Secondary PSD flash memory will reside in this space at power-up: List of chip selects. Progen Hex Start Hex End Logical AND of Signal Qualifiers 'Logical AND of Signal Qualifiers' and the space at power-up: Data Space Drivy List of chip selects. Page Hex Start Hex End Logical AND of Signal Qualifiers 'Logical AND of Signal Qualifiers 'Logical AND of Signal Qualifiers' and 'Logical AND of Signal Qualifiers' 'Logical QN' 'Lo	20 PSDsoft Express - Design Assistant
Page Register Definition Chip Select Equations 1/0 Logic Equations User-defined Node Equations For each chip select, select a page number if memory paging is used, the active address range, and any additional signal qualifiers. Ensure PSD page register bits have been defined if used here. Double click any of the signal names below to append the signal names to the Logical AND of Signal Qualifiers' box where the cursor is located. Main PSD flash memory will reside in this space at power-up: Pogram Space Only List of chip selects Enter system memory information For each chip selects Enter system memory information For each chip selects Enter system memory information Secondary PSD flash memory will reside in this space at power-up: Pogram Space Only List of chip selects Enter system memory information For each chip selects Enter system memory information For selects Logical OR with next statement:	PSDgott Broject Bie Design Assistant Window Help
Page Register Definition Chip Select Equations I/O Logic Equations User-defined Node Equations For each chip select, select a page number if memory paging is used, the active address range, and any additional signal qualifiers are listed in box on right. Logically AND qualifiers within same line using '&' symbol. Create logic OR by using next line below. Use '' symbol for logical NOT. Double click any of the signal names below to append the signal names to the 'Logical AND of Signal Qualifiers' box where the cursor is located. Main PSD flash memory will reside in this space at power-up: Program Space Only List of chip selects Enter system memory information For each chip selects Page Hex Start Hex End Logical AND of Signal Qualifiers Is1 1 1s2 Logical OR with next statement:	
155 15 11 11 157 Logical OR with next statement: 13 csbool0 1 2 2 csbool1 2 2 csbool2 2 2 csbool3 Resultant equation 15 psel1 // Chip select for internal configuration and ID registers 4 LCD_E1 // FF hex locations, best to decode exactly 256 bytes) 4 LCD_E1 (checks >= "h7FD0) & (address <= "h7FD1);	Image: Page Register Definition Drob Select Equations U/D Logic Equations U/D Logic Equations User-defined Node Equations Page Register Definition Drob Select Equations U/D Logic Equations User-defined Node Equations Double clock any of the signal names Signal Qualifiers Enternative that have been defined if use for the enternative solution is located in the signal names Double clock any of the signal names Double clock any of the signal names Signal Qualifiers Enternative internative internative solution is logical ND. The Logical AND of Signal Qualifiers Double clock any of the signal names Signal Qualifiers Enternative solution is logical ND. The Logical AND of Signal Qualifiers Double clock any of the signal names Name PSD Bitch how Use 'Y symbol K togical ND. Expect Description and the signal names Double clock any of the signal names If double clock Expect Description and the signal names Expect Description and the signal names Double clock any of the signal names If double clock Expect Description and the signal names Expect Description and the signal names Expect Description and the signal names If double clock Expect Description and the signal names Expect Description and the signal names Expect Description and the signal names Expect Description and the signal names </td
Ready Project: project MCU: hPSD33XX Part: hPSD3XX Part: hPSD33XX Part: hPSD33XX Part: hPSD3XX Part: hPSD3XX Part: hPSD33XX Part: hPSD3XX Part: hPSD33XX Part: hPSD3XX Pa	Ready Project: project MCU; iPSD333X Part: iPSD3334D 01/18/2005 17:35:5

4. Click on fs0, fs1...fs7, which are chip-selects for the eight 32 Kbyte segments of Turbo uPSD Main flash. Figure 30 below shows fs0.

Note: the address range of fs0 matches with the memory match, and the address range is 0000 - 7FFF as shown in memory map of Figure 19.

<u>ل</u>رک

Figure 30. Design Assistant Chip select equations (fs0)

57

🐅 PSDsoft Express - Design Assistant	_ B ×
PSDgoft Project Elle Design Assistant Window Help	
Page Register Definition Chip Select Equations I/D Logic Equations User-defined Node Equations For each chip select, select a page number if memory paging is used, the active address range, and any additional signal qualities: sume PSD page register bits have been defined if used here. Double cick, any of the signal names betwee the curves is booked. Signal qualities: subscription Logical AND of Signal Qualities' box where the curves is booked. Double cick, any of the signal names betwee the signal names to the signal name to the signal nam	
Ready Project: project MCU; uPSD33XX Part: uPSD33	34D 01/18/2005 17:36:40

5. Click on fs1. fs2 .. fs7, which are chip-selects for the other 7 32 Kbyte segments of Turbo uPSD Main flash.

Notes: The page number is 0 for fs1, and the address range is 8000 - FFFF as shown in the memory map (Figure 19)

No additional qualifiers are needed for the page number assignments. In Figures 31,32 below, fs1 and fs7 are shown.

Figure 31. Design Assistant Chip select equations (fs1)

xa PSDsoft Express - Design Assistant	
PSDgoft Project Elle Design Assistant Window Help	
Design Assistant	
Page Register Definition Chip Select Liquetons I/D Logic Equations Double click any of the signal name to additional signal qualifiers. Ensure PSD page register bits have been defined if used here. Double click any of the signal name to the bigsel AND or signal gualifiers are tisted in book on right Logical AND of Signal Qualifiers Double click any of the signal name to the Logical AND of Signal AND or Signal Qualifiers Man PSD lish memory will reside in this space at power up: Program Space Only Double click any of the signal AND or Signal at a signal gualifiers Explore the signal name to the Logical AND or Signal AND or Signal AND or Signal at a signal gualifiers 11/1 11/2 1	Part: uPSD3334D 01/18/2005 17:45:21

57

Figure 32. Design Assistant Chip select equations (fs7)

57

20 P5Dsoft Express - Design Assistant	_ @ ×
PSDgott Project Elle Design Assistant Window Help	
Design Assistant	
Page Register Definition Chip Select Equations 1/0 Logic Equations User-defined Node Equations For each chip select, select a page number if memory paging is used, the active address range, and any additional signal qualifiers. Ensure PSD page register bits have been defined if used here. Signal qualifiers. Ensure PSD page register bits have been defined if used here. Signal qualifiers. Ensure PSD page register bits have been defined if used here. Signal qualifiers. Ensure PSD page register bits have been defined if used here. Signal qualifiers. Ensure PSD page register bits have been defined if used here. Program Space Only Secondary PSD flash memory will reside in this space at power-up: Program Space Only Secondary PSD flash memory will reside in this space at power-up: Data Space Only Secondary PSD flash memory will reside in this space at power-up: Data Space Only List of chip selects Enter system memory information Iso Iso Iso Iso Iso 000 & FFFF Iso Iso Iso 000 & logical DB with next statement: Iso 000 & logical DB with next statement: Iso Iso 001 & logical DF with next statement: Iso 001 & logical DFFFF Iso Iso 001 & logical DF with next statement: Iso 001 & logical DF with next statement: Iso Iso 01 & logical DF with next statemen	Double click any of the signal names below to append the signal name to the Logical AND of Signal Qualifiers' box where the cursor is located.
C p4.3 Vief C VREF	
Ready	Project: project MCU: uP5D33XX Part: uP5D3334D 01/18/2005 17:46:32

- 6. Click on csboot0, csboot1, csboot2, csboot3, which are chip-selects for the four 8 Kbyte segments of Turbo uPSD secondary flash memory (see Figure 33) shown for csboot3.
- Check the address assignments for each of these chip-selects.
 Note: There are no page numbers assigned; the secondary flash is common to all pages.

Figure 33. Design Assistant Chip select equations (csboot3)

20 PSDsoft Express - Design Assistant	_ 8 ×
PSDgott Broject Eile Design Assistant Window Help	
	1=1-11-
Design Assistant Design Designer Environment UD Logic Equations Under Environment	
Page Register Detrintion Chip Select C (20000 is [1/D Logic Equations] Dudle click any of the signal names below to append the signal names below. User 1 symbol for logical NOT. Main PSD Datah memory will reide in this space at power-up: Double click any of the signal names below. User 1 symbol for logical NOT. Main PSD Datah memory will reide in this space at power-up: Double click any of the signal names below. User 1 symbol for logical NOT. Main PSD Datah memory will reide in this space at power-up: Double click any of the signal names below. User 1 symbol for logical NOT. Main PSD Datah memory will reide in this space at power-up: Double Space Driv List of drip select: Logical DR with meet statement: I a a a a a a a a a a a a a a a a a a a	
Ready Project: project MCU: uPSD33XX Part: uPSD333AD	01/18/2005 17:48:44

8. Click on psel0. This address range specifies when Port A pins behaves like a data bus repeater in Peripheral I/O Mode to drive the ELCD module. Port A pins were earlier specified a "Peripheral I/O Mode" which acts like a 245 bus transceiver chip connecting the 8032 data bus to external peripherals over a given address range specified by the label psel0 or psel1. The direction of this transceiver function is controlled automatically in silicon by the 8032 _rd and _wr signals (see the full uPSD datasheet for details). All you have to do is click on psel0 and enter the address range 7E00-7EFF to enable this feature for that address range as shown in Figure 19, with no Page Number assignment. psel1 is not needed because the Peripheral I/O feature is active for the logical OR of psel0 or psel1.

\$7/

Figure 34. Design Assistant Chip select equations (psel0)

/رکا

100 PSDsoft Express - Design Assistant	
PSDgoft Project Eile Design Assistant Window Help	
Posign Assistant Page Register Definition Chip Select Equations 1/0 Logic Equations User-defined Node Equations For each chip select, select a page number if memory paging is used, the active address range, and any additional signal qualifiers. Ensure PSD page register bits have been defined if used here. Double click any of the signal names below to append the signal name to the Logical NAD fugically AND qualifiers within same line using % symbol. Create logic DB by using next line below. User Signal Qualifiers' Double click any of the signal names below to append the signal name to the Logical NAD. Main PSD flash memory will reside in this space at power-up: Program Space Only Secondary PSD flash memory will reside in this space at power-up: Data Space Only List of chip select. Forter system memory information Fage Hex Stat Logical AND of Signal Qualifiers Import Page Is3 Fage Address Address Import Page Page	
<pre></pre>	
Ready Project: project MCU: uP5D33XX Part: u	PSD3334D 01/18/2005 17:49:09

9. Click on LCD_E2. This is an external chip-select for the LCD module. Since this is an external chip select, you must include signal qualifiers _rd and _wr. In this design, LCD_E is true (active-high) only when the 8032 presents an address in the range of 7E04-7E07 AND when either 8032 control signal _rd is true, OR when 8032 control signal _wr is true, as shown in Figure 35

Note: Signal qualifiers may be added by setting the cursor where you want the signal name to go, then just double-clicking on the signal name in the list of eligible qualifiers.

Figure 35. Design Assistant Chip select equations (LCD_E2)

20 PSDsoft Express - Design Assistant	×
PSDgoft Broject Elle Design Assistant Window Help	
Page Register Definition Chip Select Equations 1/0 Logic Equations User-defined Node Equations For each chip select, select a page number if memory paging is used, the active address range, and any additional signal qualifiers. Ensure PSD page register bits have been defined if used here. Double click any of the signal names below to append the signal name to below to append the signal name to below. User 'symbol for logical NOT. Main PSD flash memory will reside in this space at power-up: Program Space Only Data Space Only Data Space Only Eligible signals List of chip select: Enter system memory information Hex End Logical AND of Signal Qualifiers	
csiop Number Address Address (more than one DK) is1 is2 is3 is2 is3 is3 is4 is4 is5 is4 is6 is6 is7 Logical OR with next statement: a11 is6 is7 Logical OR with next statement: a13 is50ot1 is6 is6 a13 isboot1 is6 is6 a33	
psel0 psel0 psel1 // External chip select or general PLD combinatorial logic output LCD_E2 LCD_E2 = (Iaddress >= "h/E04) & (address <= "h/E07) & ([_wn])	
- C p4.4 _Reset_In C _Reset_In C p4.3 Vief C VREF C p4.2 C	
Ready Project: project MCU: uPSD33XX Part: uPSD	03334D 01/18/2005 17:50:2

Click on the remaining chip-selects for main flash

10. Click "Next" to move on to I/OLogic Definitions.

7.4 I/O Logic Equations

Defined here are equations for PLD outputs for the LCD interface signals. The Design Assistant (DA) will create HDL logic statements using the ABEL language in the background after you enter logic in this point-and-click design entry environment. The DA will also create all the declaration statements in ABEL. This saves much typing and reduces the chance of error. For more complicated logic PSDsoft allows you to edit the ABEL statements directly.

- Click on "LCD_rw" as shown in Figure 36
 Note: The internal signal a0 is assigned to drive the output signal "LCD_rw". Although this
 was a very simple logic equation, AND, OR, XOR, NOT, and other logic operators are also
 available for general purpose logic.
- Click through the remaining signal names and observe the logic assigned.
 Note: There is no logic equation assigned to term_count because that assignment will be made by editing the ABEL file directly.



Figure 36. Design Assistant I/O Logic equations (LCD_rw)

57

Control Contro Control Control Control Control Control Control Control Control Co	Quations Double click logic operators or signals below to append text inside the logic equation box where the cursor is located.
List of signals	Valid operators I operators Not (Complement or Invert) X AND X OR X OR X OR S XOR Is XNOR Peen -rd -rd -reset -wr all all all all all all Done Cancel Show Eq
eady	Project: project MCU: uPSD33XX Part: uPSD3334D 01/18/2005 17:51:

Figure 37. Design Assistant I/O Logic equations (LCD_A0)

20 PSDsoft Express - Design Assistant	×
PSDgoft Project Elle Design Assistant Window Help	
Page Register Definition Chip Select Equations 1/0 Logic Equations User-defined Node Equ	ations
Select signals in the 'List of signals' box and define the equation by either typing in 'logic equation' box or double clicking the 'Valid operators', and 'Eligible signals' box. List of signals LCD_RW LCD	Double click logic operators or signals below to append text inside the logic equation box where the cursor is located. Valid operators Logical operators: Not [Complement or Invert]
LCD_A0 Output enable	& AND # OR \$ XOR \$ XOR \$ SOR \$ SOR <tr< td=""></tr<>
<pre></pre>	Done Cancel Show Eq
Ready	Project: project MCU: uPSD33XX Part: uPSD3334D 01/18/2005 17:52:32

3. Click "Next" to move on to User-Defined Node Equations.

7.5 User-Defined Node Equations

Here you will see how internal logic nodes are created. In this example, there are four registers (or nodes) to hold the initial count of the 4-bit down-counter, and four additional registers to create the actual 4-bit down-counter (see Figure 38).

These nodes were created by:

- 1. Clicking the "Def Node.." button;
- 2. Naming the node; and
- 3. Delecting the type node (e.g., combinatorial, D-register, J-K register).
- 4. Clicking "Done."

Now you will see the main PSDsoft flow diagram that will guide you through the remaining steps.

Note: You may view a summary report at this time by pulling down the "Report" selection in the main menu bar at the top of the screen, then selecting "Design Assistant Summary." Your report should match the one in APPENDIX C.





Design Assistant Page Register Definition Chip	Select Equations 1/0 Logic Equations User-defined Node Equ	valions	
Define an internal node, then e clear, feedback, etc.)	nter its logic equation and associated terms (clock, preset,	Double click logic operators or signals below to append text inside the logic equation box where the cursor is located.	
List of signals En_counter0 En_counter0 Clock En_counter0 Reset En_PA En_PA En_PA En_PA En_PA En_PA Set En_PA Set En_PA Set	Enter logic equation	Valid operators Logical operators: I Not (Complement or Invert) & AND # OR \$ XOR I\$ XNOR	
En_PB Clock En_PB Reset En_PB Set En_Dir En Dir Clock En_Dir Reset En_Dir Set	Resultant equation //Clock input logic En_Dir.ck = !(En_PA & En_PB);	Eligible signals	
<u> </u>	Def Node	a10 a11	
C p4.4	_Reset_In CReset_In Vief CVREF C		

7.6 Additional uPSD Configuration

<u>/</u>حک

Click the box "Additional PSD Configuration." This is where you can choose to set the security bit to prevent a device programmer from examining or copying the contents of the Turbo uPSD. The only way to override the security bit is to erase the entire Turbo uPSD, then it can be used again as a blank part.

Note: You may also click through the other sheets on this screen to set the JTAG USERCODE value and set the sector protection on the individual uPSD Non-Volatile memory segments. (Just click "OK" for now.)

Additional PSD Configuration	×
Additional PSD Configuration JTAG / ISP	Sector Protection
Select Flash sector protection	Select Flash Boot sector protection :
E Sector 0	🗖 Sector 0
🗖 Sector 1	E Sector 1
Sector 2	Sector 2
E Sector 3	Sector 3
Sector 4	
Sector 5	
Sector 6	
Sector 7	
Description When the Flash sector protection bit i Memory sector is write protected. The changed through the JTAG port or on read by the MCU through the Flash Pr executing the Flash instruction sequer Set the Flash sector protection bit.	s selected, the corresponding Flash se Flash Sector Protect bits can be a device programmer. These bits can be rotection Register or by the MCU nce.
	OK Cancel

Figure 39. Additional PSD Configuration

7.7 Fitting Design

Click the next highlighted box in the design flow, "Fit Design to Silicon." PSDsoft will compile all the configuration selections and present a report (also available in APPENDIX C.). The fitter report documents how pins are configured and how the programmable logic is allocated. It also shows how many programmable logic product terms are used, which is needed to estimate power consumption.

<u>ل</u>رک

7.8 Merging 8032 Firmware with uPSD Configuration

Now that all Turbo uPSD pins and configuration settings have been defined, PSDsoft Express will create a single object file (*.obj) that is a composite of the 8032 firmware (*.hex) and the Turbo uPSD configuration. FlashLINK/R-LINK-ST or third-party programmer tools can use this object file to program a Turbo uPSD device. PSDsoft Express will create project1.obj for this design example. During this merging process, PSDsoft Express will input firmware files from the 8032 compiler/linker in Intel HEX format. It will map the content of these files into the physical memory segments of the Turbo uPSD according to the choices that were made in the 'Chip Select Equations' screen. This mapping process translates the absolute system addresses inside 8032 firmware files into physical internal Turbo uPSD addresses that are used by a programmer device to program the Turbo uPSD. This address translation process is transparent. All you need to do is type (or browse) the file name that was generated from the 8032 linker into the appropriate boxes and PSDsoft Express does the rest. You can specify a single file name for more than one Turbo uPSD chip-select, or a different file name for each Turbo uPSD chipselect. It depends on how the 8032 linker has created the firmware file(s). For each Turbo uPSD chip-select in which you have specified a firmware file name, PSDsoft Express will extract firmware from that file only between the specified start and stop addresses, and ignore firmware outside of the start and stop addresses.

Click on "Merge MCU Firmware" in the main flow diagram. You will see an information window pop up to remind you to be sure you have configured the firmware compiler and linker to support a paged memory mapping scheme. Select "OK" and you will see the screen shown in Figure 39.

In the left column of the "Step 1" area are Turbo uPSD memory segment chip-selects (e.g., FS0, FS1). The next column shows the logic equations for selection of each Turbo uPSD memory segment. These equations reflect the choices that were made while defining Turbo uPSD internal chip-select equations in an earlier step. In the middle of the screen are hexadecimal start and stop addresses that PSDsoft Express has filled in, based on the chip-select equations. On the right are fields to enter (browse) the 8032 firmware files. To select a firmware file:

- 1. Select "Intel Hex Record" for 'Record Type' as shown in Figure 40.
- 2. Slide the bar on the right side all the way down to the bottom until you see FS0
- See that the firmware files are in FS0. This is a small example program that exercises the PWM and ADC channels of the Turbo uPSD on the DK3300-ELCD board, and this code fits completely within the 32Kbyte flash segment fs0.
- 4. Slide the bar on the right side all the way down to the bottom until you see CSBOOT3
- 5. You will see the font .hex file in that segment.

57/

This specification places firmware in primary Turbo uPSD flash memory segment ds0 and the Fonts in the CSBOOT3.

The composite object file used for the demonstration was generated as "project.obj".

You can regenerate it as long as all parameters are same.

Figure 40. Merge Firmware (Fs0)

Memory Select Name	Memory Select Equations	File Address Start (hex)	File Address Stop (hex)	File Name		
FS0	!pdn & !a15;	0000	7FFF	\pwm_adc.hex		Browse
FS1	!pdn & !pgr2 & !pgr1 & !pgr0 & a15;					Browse
FS2	!pdn & !pgr2 & !pgr1 & pgr0 & a15;					Browse
FS3	!pdn & !pgr2 & pgr1 & !pgr0 & a15;					Browse
 Intel 	Record Type Hex Record C Motorola :	S-Record	Mappi C Direct	ng Mode ⓒ Relative	Conc Fil	catenate Files e Setting

57

Figure 41. Merge Firmware (csboot3)

57

Memory Select Name	Memory Select Equations	File Address Start (hex)	File Address Stop (hex)	File Name	
CSBOOTO	lpdn & a15 & la14 & la13;				Browse
CSBOOT1	!pdn & a15 & !a14 & a13;				Browse
CSBOOT2	!pdn & a15 & a14 & !a13;				Browse
CSBOOT3	!pdn & a15 & a14 & a13;	0000	1FFF	\English_font.he	× Browse
 Intel H 	Record Type lex Record C Motorola	S-Record	Mappi C Direct	ng Mode	Concatenate Files File Setting

7.9 JTAG Programming

Selection of The Programming Tool (either FlashLINK OR R-LINK) is done in the HW setup window.

- 1. Click the "STMicroelectronics JTAG/ISP" box to program the Turbo uPSD. You will be asked how many JTAG devices are on the target circuit board.
- 2. Choose "Only One" to see the screen shown in Figure 42

This window enables you to perform JTAG-ISP operations and also offers a loop back test for your FlashLINK/R-LINK cable. If this is your first use, test your FlashLINK or R-LINK cable and PC parallel or USB port by clicking the "HW Setup" button, then click "LoopTest" button and follow the directions.

To define your JTAG-ISP environment:

- 1. Connect the JTAG ribbon cable to the target system
- 2. Power-up the target system
- 3. Click 'Execute' on the JTAG screen. The Log window at the bottom of the JTAG screen shows the progress. Programming should just take a few seconds.

Note: For this example project, PSDsoft Express should have filled in the folder and filename of the object file to program, the uPSD device, and the JTAG-ISP operation, as shown in Figure 43.

There are optional choices available when the "Properties.." button is clicked. One choice includes setting the state of all pins on port A, B, C, or D during JTAG-ISP operations (make them inputs or outputs). The default state of these pins is "input", which is fine for this design example. The other choice allows you to specify a USERCODE value to compare before any JTAG-ISP operation starts. This is typically used in a manufacturing environment (see on-screen description for details).

4. After JTAG-ISP operations are complete, click on the 'Save' button so that you can save the JTAG setup for this programming session to a file for later use.

Note: You may restore the setup of a different previous session by clicking the 'Browse..' button.

Figure 42. JTAG-ISP Operation Selection

JTAG-ISP Operations
How many devices are in the JTAG chain on your circuit board?
Only one
O More than one
Do not display this message on subsequent entry into the JTAG/ISP
OK

۲/

	LES/ST uPSD/upsd330	00\DK3300-ELCD Browse	uPSD3334D 👻
Step 2: Specify J Select operation:	ITAG-ISP operation S elect region:	n and conditions Select # of JTAG pins to use on	circuit board: Other condition:
Program/Verify 💌	All	 4 pins - tdi,tdo,tck,tms 	Properties
Select package:			
U (80-Pin TQFP) 💌	1	Click here to perform specified JTA	G-ISP operation >> Execute
Step 3: Save or r	retrieve JTAG-ISP s name to save the setup o	setup of this JTAG-ISP session or retrieve a p	evious session. Save
Step 3: Save or r Specify folder and filer Select folder and file:	retrieve JTAG-ISP : name to save the setup o	setup of this JTAG-ISP session or retrieve a pi	evious session. Save Browse
Step 3: Save or r Specify folder and filen Select folder and file: Log Mode - Click box	retrieve JTAG-ISP : name to save the setup o	setup of this JTAG-ISP session or retrieve a pr nation in the log file *.plg.	evious session. Save Browse
Step 3: Save or r Specify folder and filen Select folder and file: Log Mode - Click box	retrieve JTAG-ISP : name to save the setup o	setup of this JTAG-ISP session or retrieve a pr nation in the log file *.plg.	evious session. Save Browse

Figure 44. Hardware Setting

Hardware Setting	×
Hardware Selection : RLink RLink RLink Connect Test	
Target Connect Test	
Cancel	

Figure 45. RLINK Test Status

57

RLink Connect Test Status 🛛 🗙
RLink connect test passed.
OK

Figure 46. Target Connect test

Target Connect Test Status	×
Target connect test passed.	
OK	

Figure 47. JTAG-ISP Message

JTAG-ISP Operations	×
The device is not blank. Do you want to do the	k. 9 full chip erase? <u>N</u> o

7.10 Watch It Run On DK3300-ELCD

After JTAG programming completes in just a few seconds, you should see a message appear on the LCD: "PWM to ADC DEMO"

You will see the HEX value of the ADC conversion sweep up and down between 0x000 and 0x3FF as the PWM pulse width changes. If you do not see the ADC value change, make sure there are two jumpers installed on the DK3300-ELCD board. They are JP14. Remove the jumper and watch the ADC value on the LCD drop to 000 hex.



8 CONCLUSION

Congratulations! You have seen the majority of steps to implement a Turbo uPSD design on the DK3300-ELCD board. This design guide showed the basic steps to pre-configure the memories with PSDsoft, compile, program in Flash and debug with Keil Tools. The process flow diagram steps were described so that the method for creating a new project from scratch was shown and a detailed design and process based upon the PWM-ADC demo has also been described in detail with all the tools required.

You still need to review the relevant documentation in the CD-ROM about the uPSD Turbo architecture and the additional documentation supplied on the CD with the DK3300-ELCD kit as well as from the Website links provided earlier. The supplied tools from Keil limit the Code size to 2KB and any application larger than 2KB would require purchase of the full tools from Keil.

The example code and the steps clearly demonstrate the powerful firmware development and debugging capabilities of the Keil environment with ULINK for uPSD DK3300-ELCD-Development Board.

For more information, please refer to:

- Datasheet of the uPSD33xx MCU at: http://www.st.com/psm
- Application Note AN177 included in Keil Software Tools.
- Keil Software Tools documentation included with Keil Software and at: http://www.keil.com
- Schematic for the DK3300-ELCD circuit board resides at: http://psmdev.st.com/DK3300-ELCD _schematics.pdf

Please see the ST web site for the latest information on uPSD products, tools, application notes, and other documentation:

http://www.st.com/psm

57/

APPENDIX A. DK3300-ELCD JUMPERS SELECTION AND DEFAULTS

The following Table describes the DK3300-ELCD Jumpers. Verify that in Jumper set JP14 - ADC7 is closed and JP3 is set to Fix. JP5, JP4 and JP6 Jumper sets are all closed for the PW-MADC demo. See the Schematics for more information regarding the jumpers.

Table 1. DK3300-ELCD Jumpers

Jumper #	Description	Default settings	Comments/
JP1	JTAG Debug I/O Pin	Closed	Should be closed
JP2	Reset Input Select	closed in position 1-2 for reset switch.	Position 2-3 for RTC reset.
JP3	LCD Contrast	2-3 closed (Fix)	Normally closed in position 2-3 Position 1-2 used for PWM control
JP4	Enhanced LCD	Closed	Determines if Enhanced -LCD is on Board
JP5	Encoder Connection	Normally all 3 closed to enable Encoder	This connects Encoder to Port B.
JP6	Key board & LED	Closed	
JP7	Enable SPI	Closed	Normally closed to enable SPI EEPROM
JP8	IrDA / Uart1 Select	Normally 1-3 and 2-4 Closed to select the RS232 connector 1	Else can be set to position 3-5 and 4-6 to select the IrDA transceiver to be connected to Uart1.
JP9	SRAM Battery	Normally Open	
JP10	Enable I2C	Closed	Normally both positions closed to enable I2C access to RTC chip.
JP11	Clock Select	Closed X2 for Crystal	Selects Crystal or Oscillator
JP12	Interrupt Select for MCU)	Normally open. (See DK3300-ELCD schematics)	(Used to map various RTC Interrupt sources to the MCU) 1-IRQ; 2-PFO2; 3-SQW; 4- PFO1; 5-PBO
JP14	ADC Channel Select	ADC7 (Positions 15-16) is Closed	Selects what ADC channel connects the RC circuit on the board.
JP15	PWM RC Constant	Normally (position 1-2) is closed.	Selects PWM RC constant. position 1-2 is 1ms.
JP16	For connecting Uart0 and Uart1 in loop back mode	Normally open	Can be connected positions 1-2 and 3-4 for loop back.
JP18	Headers for M41ST87 Signals	Normally not used	Headers can be used to connect to check signals: 1- ECON 2-TPCLR 3-F32K 4-GND



APPENDIX B. INTERFACE DISPLAY WINDOWS AND CODE VIEW

Figure 48. KEIL INTERFACE DISPLAY

57

🎉 pum_ofc - pMaion2 - [C]/ceff.(51).1 <table-cell> rub or one mana chara that</table-cell>	2014P015/51 uPS0(upsd2000).003300-01.00(PWM_ADC(pwm_adc.c.)	X (9)* X (9)*
268826000000000000000000000000000000000	□ □ ■ ■ ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ●	
Project Workspace - x Repitor - Cate	Step-Over	
6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	weight Step-In turning dar and for the ACC results Start of Main Code Pointer	
000 1 1 1	 PSD_res_VR = 0x00. //Enable peripherel I/O for IX.3300 board 	
1000 1000	<pre>//Initialize Timer 0 timer0_init():</pre>	
B 5/5 	//Show dono information on ICD	
10 40 FC \$ 0.013 0.0013 0.0013 0.0013	PSD_reg.OMCMASK_AB - 0xF0: // Mask off upper nibble of Output MarzeCell register. // This allows writing a byte to OMC register to load // debut initial count to down-counter in PLD without // distribut Unpor 4-bits of OMC register.	
	PSD_reg.OHC_AB = 0x08; // This debit counter vill pulse pin FB4 each time 8 counts of	
	<pre>printdLCD4*PUM to ADC DEMO*);//PUX to ADC DEMO delaw isse():</pre>	
	init_megburf(* nFOM+XX ADC+XXX\n*, 4asg_buff); // Load asg_buff with text message	
(<pre>k*Buf; ADC_channel*7; // Select ADC channel 7</pre>	
	ADC_Init(ADC_cheannel); // Init ADC channel	
	<pre>deley_10ms():</pre>	
Worken	// Main loop to cutput PUN value and read/display ADC value	
464104	vhile(1)	
 	11 (k == 0) k = 0x1t; // Fix overlow to 0 -> 0x7 11 (k == 0x4) k = 0; // Fix everlow to 0x7 -> 0	
	FWN_Model_Init(0, k); //Set to FWM channel 0 output with k pulse width	
	delay_lage(): // wait for voltage to settle and user to read display	
)	Ange Auffield = Attom Ani(R): // Display FUN pulse vadth value	
	<pre>nsg_buff[12] = https.io(APC_result)>0); // Convert to ASCII hew to display asg_buff[14] = https.io(APC_result); asg_buff[14] = https.io(APC_result);</pre>	EAKPOINT
	<pre>printLCDCngg_buff): //Display ADC channel and value on LCD</pre>	
		-
🗐 Têre 🚱 Reys 🛄 Tools	🗎 uprd2000. 6. 🗎 pwm_addcc 📄 uprd2000. 1 🧐 Disarentby	
Ready	1581 CC2	NUM PUN



Figure 49. TRACE VIEW (Disassembly)

APPENDIX C. PSDSOFT REPORTS

Project.frp

This report is generated by PSDsoft after the Fit design to silicon step and the report for this example is listed here. Some Key points are highlighted for reviewing in relationship to the example design.

***************************************	*****	***********	*****
PSDsoft B	express Version	8.30	
Output of P	SD Fitter		
***************************************	*****	***********	*****
PROJECT : project DEVICE : uPSD3334D FIT OPTION : Keep Current DESCRIPTION: Combo Demo code to demonstrate	DATE : 01/18/200 TIME : 17:56:54 Turbo uPSD's IPs:	PCA-PWM,	
I2C, SPI, and JTAG, it runs on a	a DK3300 ELCD boar	rd.	
	*****	************	*****
==== Pin Layout for U (80-Pin 1QFP) Packa	ge Type ====		
	1		
250	1 1 22	adial [1]	Address Bus ad /Data Dort dd add
puz	2 1 2 3	n3 5 [41]	Address Bus a4/Data Port 04, au4
nd1	2 J p5_5	201_5 [42]	Addross Rus a5/Data Port d5 ad5
par	1 1 pd0	$n_{3}^{2} \in [4]$	Address bus asybata fort us, add
die	5 1 pc7	adio6 [45]	Address Bus a6/Data Port d6, ad6
tdo, TDO	61 pc6/TD0	p3 7 [46	
tdi, TDI	7 1 pc5/TDI	adio7 [47]	Address Bus a7/Data Port d7, ad7
JTAG debug pin	8 1 debug	Xtal1 [48	Xtal1
terr, TERR	9] pc4/TERR	Xtal2 [49	Xtal2
	10] 3.3V VCC	5.0V VCC [50	
	11] N/C	adio8 [51	Address Bus a8, a8
	12] 5.0V VCC	p1_0 [52	
	13] GND	adio9 [53	Address Bus a9, a9
tstat, TSTAT	14] pc3/TSTAT	p1_1 [54	
	15] pc2	adio10 [55	Address Bus a10, a10
tck, TCK	16] pc1/TCK	p1_2 [56	
	17] N/C	adio11 [57	Address Bus all, all
	[18] p4_7	p1_3 [58	
	[19] p4_6	p1_4 [59	
UTIS, ITIS Deministrational I (O Mada	20] pc0/1MS	p1_5 [60	
pa/, Peripheral I/O Mode	21] pa/	p1_6 [61	
pao , Peripherai 1/0 Mode	22] pao	cnt10 [62	_wr
n=5 Porinhoral I/O Modo	241 pa5	n17[64]	_psen
pas , recipiterar 1/0 Houe	24 pas	$p_{1}/[04]$	rd
pa4 Peripheral I/O Mode	261 pa4	pb7 [66	pb7
par /rerpherar r/o noad	271 p4 3	pb6 [67	En EA
pa3 ,Peripheral I/O Mode	281 pa3	Reset In [68	Reset In
	29] GND	GND [69	
	30] p4_2	Vref [70	VREF
	31] p4_1	pb5 [71	En_EB
pa2 ,Peripheral I/O Mode	32] pa2	AVcc [72	
	33] p4_0	pb4 [73	LCD_E2
pal ,Peripheral I/O Mode	[34] pa1	pb3 [74	LCD_E1
pa0 ,Peripheral I/O Mode	[35] pa0	p3_0 [75	
adu, Address Bus au/Data Port du	[36] adio0	pb2 [76	LCD_RW
adi, Address Bus al/Data Port di	[3/] adio1	p3_1 [//	
ad2, Address Bus a2/Data Port d2	201 adio2	DD1 [70	LCD_A0
aus, Address Bus as/Data Port us	101 p3 4	$p_{2} [79]$	
	40] 524	pp0 [00	
==== Global Configuration ====			
Data Bus		: 8-Bit	
Address/Data Mode		: Multiplexe	ed
ALE/AS Signal		: Active Hig	jh
Control Signals		: /WR, /RD,	/ PSEN
Main PSD flash memory will reside in this space	e at power-up	: Program sp	bace
Secondary PSD flash memory will reside in this	space at power-up	: Data space	2
Enable Chip-Select Input(/CSI) :			
Standby Voltage Input (PC2)		: OFF	
Standby-on Indicator (PC4)		: OFF	
Lord Migro-Coll on		: OFF	
Security Protection		· OFF	
==== DataBus IMC access information ==		. 011	
Sacabas_Inc access Information			

57

CSIOP					
Location Address Offset	Reg	gister	Na	me	Signals
===== Resource Usage Summa	rv :				
jj-	-1				
Total Product Terms Used: 45					
Design Descusso			,	h - + - 7	
Device Resources		usea		total	
Port A: (pins 35 34 32 28 26 24	22	21)			
I/O Pins :		8	/	8	
GP I/O or Address Out	:	0			
Peripheral I/O	:	8			
Logic Inputs	:	0			
PT Dependent Latch Inputs	:	0			
PT Dependent Register Inputs	:	0			
Combinatorial Outputs	:	Ō			
Registered Outputs	:	0			
Other Information					
Microcells	:	6	/	8	
Micro-Cells AB :		c			
Output Microcells	:	0			
Product Terms	:	7	1	24	
Control Product Terms	÷	12	1	34	
Port B: (pins 80 78 76 74 73 71	67	66)			
I/O Pins :		7	/	8	
GP I/O or Address Out	:	1			
Logic Inputs Address Latch Inputs	:	2			
PT Dependent Latch Inputs	•	0			
PT Dependent Register Inputs	:	0			
Combinatorial Outputs	:	4			
Registered Outputs	:	0			
Other Information					
Microcells	:	6	/	8	
Micro-Cells AB :		2			
Burled Microcells	:	2			
Micro-Cells BC ·	•	0			
Buried Microcells	:	0			
Output Microcells	:	4			
Product Terms	:	9	/	28	
Control Product Terms	:	7	/	34	
Prot 0 (airs 20 16 15 14 0 7 6	Γ)				
Port C: (pins 20 16 15 14 9 / 6	5)	6	/	9	
GP I/O or Address Out	:	0	/	0	
Logic Inputs	:	Ō			
Address Latch Inputs	:	0			
PT Dependent Latch Inputs	:	0			
PT Dependent Register Inputs	:	0			
JTAG SIGNALS Chandlay Valtage Terrut	:	6			
Rdv/Rsv signal	:	0			
Standby On Indicator	:	0			
Combinatorial Outputs	:	Ō			
Registered Outputs	:	0			
Other Information					
Microcells	:	4	/	8	
Micro-Cells BC :		4			
Output Microcells	:	4			
Product Terms	:	6	1	32	
Control Product Terms	:	Ő	1	34	
Port D: (pins 4 3 1)					
I/O Pins :		3	/	3	
GP 1/0 or Address Out	:	2			
Chin-Select Input	:	0			
Clock Input	:	0			
Control Signal Input	:	1			
Fast Decoding Outputs	:	0			
Other Information					
Product Terms	:	0	/	3	
Control Product Terms	:	0	/	3	



==== OMC Resource Assignment ====

Resources Used	PT Allocation	User Name
Micro-Cell AB :		
Micro-Cells 0	-	En counter0 => Register
Micro-Cells 1	-	En PA => Register
Micro-Cells 2	-	En PB => Register
Micro-Cells 3	-	En_Dir => Register
Micro-Cells 4	-	En_counter0_C_0 => Combinatorial
Micro-Cells 5	-	En_Dir_C_0 => Combinatorial
Micro-Cell BC :		
Micro-Cells 1	-	LCD A0 (mcellbc1) => Combinatorial
Micro-Cells 2	-	LCD_RW (mcellbc2) => Combinatorial
Micro-Cells 3	-	LCD_E1 (mcellbc3) => Combinatorial
Micro-Cells 4	-	LCD_E2 (mcellbc4) => Combinatorial

External Chip Select :

====== Equations ========

```
EQUATIONS :
DPT D
      _____
____
     fs0 = !pdn & !a15;
     fs1 = !pdn & !pgr2 & !pgr1 & !pgr0 & a15;
     fs2 = !pdn & !pgr2 & !pgr1 & pgr0 & a15;
     fs3 = !pdn & !pgr2 & pgr1 & !pgr0 & a15;
     fs4 = !pdn & !pgr2 & pgr1 & pgr0 & a15;
     fs5 = !pdn & pgr2 & !pgr1 & !pgr0 & a15;
     fs6 = !pdn & pgr2 & !pgr1 & pgr0 & a15;
     fs7 = !pdn & pgr2 & pgr1 & !pgr0 & a15;
     csboot0 = !pdn & a15 & !a14 & !a13;
     csboot1 = !pdn & a15 & !a14 & a13;
     csboot2 = !pdn & a15 & a14 & !a13;
     csboot3 = !pdn & a15 & a14 & a13;
     csiop = !pdn & !a15 & a14 & a13 & a12 & a11 & a10 & a9 & a8;
     rs0 = !pdn & !a15 & !a14 & !a13;
     psel0 = !pdn & _psen & !a15 & a14 & a13 & a12 & a11 & a10 & a9 & !a8;
     jtagsel = !_reset;
PORTA
              EQUATIONS :
_____
     En_counter0.T := (En_counter0.Q)
          # (!En_counter0.Q);
     En_counter0.PR = 0;
     En_counter0.RE = !_reset;
     En_counter0.C = En_counter0_C_0.FB;
     En_PA.D := 1;
     En_PA.PR = En_EA & !En_EB;
En_PA.RE = !En_EA & En_EB;
     En_{PA.C} = 1;
     En_{PB.D} := 1;
     En_PB.PR = En_EA & En_EB;
     En_PB.RE = !En_EA & !En_EB;
     En_{PB.C} = 1;
     En_Dir.D := En_EB;
     En_Dir.PR = 0;
En_Dir.RE = !_reset;
     En_Dir.C = En_Dir_C_0.FB;
```



!En_counter0_C_0 = En_PB.Q & En_PA.Q;

!En_Dir_C_0 = En_PB.Q & En_PA.Q; B EQUATIONS :

PORTB

LCD_A0 = a1; LCD_A0.OE = 1; LCD_RW = a0;

 $LCD_RW.OE = 1;$

LCD_E1 = (!_wr & !a15 & a14 & a13 & a12 & a11 & a10 & a9 & !a8 & !a7 & !a6 & !a5 & !a4 & !a3 & !a2) # (!_rd & !a15 & a14 & a13 & a12 & a11 & a10 & a9 & !a8 & !a7 & !a6 & !a5 & !a4 & !a3 & !a2); LCD_E1.OE = 1;

LCD_E2 = (!_wr & !a15 & a14 & a13 & a12 & a11 & a10 & a9 & !a8 & !a7 & !a6 & !a5 & !a4 & !a3 & a2) # (!_rd & !a15 & a14 & a13 & a12 & a11 & a10 & a9 & !a8 & !a7 & !a6 & !a5 & !a4 & !a3 & a2); LCD_E2.OE = 1;

 $En_EB.LE = 1;$

 $En_EA.LE = 1;$

PORTC EQUATIONS :

PORTD EQUATIONS :



Project.sum

This report generated by PSDsoft provides a Summary of the whole project and has useful information. Some of it also available in Fitter report.

		•			
*******	****	*****			
	PSDsoft Expre	ss Version 8.30			
	Summary of De	sion Assistant			
********	****	****			
PROJECT :	project	DATE : 01/18/2005			
DEVICE :	uPSD3334D	TIME : 18:10:17			
MCU/DSP : uPSD33XX					
*********	*******	*******			
Initial sett	ing for Program and Data S	pace:			
		====			
Main PSD f	lash memory will reside in	this space at power-up: Program Space Only			
Secondary	PSD flash memory will resi	de in this space at power-up: Data Space Only			
Dia Definiti					
Pin Deliniti	0115:				
Din	Signal	Pin			
Name	Name				
pa7	pa7	Peripheral I/O mode			
pa6	pa6	Peripheral I/O mode			
pa5	pa5	Peripheral I/O mode			
pa4	pa4	Peripheral I/O mode			
pa3	pa3	Peripheral I/O mode			
pa2	pa2	Peripheral I/O mode			
pa1	pal	Peripheral I/O mode			
pa0	pa0	Peripheral I/O mode			
pb7	pb7	GP I/O mode			
pb6	En_EA	Logic or address			
pb5	En_EB	Logic or address			
pb4	LCD_E2	External chip select - Active Hi			
pp3	LCD_EI	External chip select - Active Hi			
pb2 mb1	LCD_RW	Combinatorial			
por	LCD_AU	Dodicated JUNC UDO			
tdi	tdi	Dedicated JIAG - IDJ			
pc4	terr	Dedicated JTAG - /TERR			
pc3	tstat	Dedicated JTAG - TSTAT			
tck	tck	Dedicated JTAG - TCK			
tms	tms	Dedicated JTAG - TMS			
pd2	pd2	GP I/O mode			
pd1	pd1	GP I/O mode			
ale	ale	ALE output			
_psen	_psen	Bus control output			
_rd	_rd	Bus control output			
_wr	_wr	Bus control output			
all	all	Address line			
a10	alu	Address line			
29	29	Address line			
ao ad7	ao 27	Data/Addrogg line			
adh	af	Data/Address line			
ad5	a5	Data/Address line			
ad4	a4	Data/Address line			
ad3	a3	Data/Address line			
ad2	a2	Data/Address line			
ad1	al	Data/Address line			
ad0	a0	Data/Address line			
debug	JTAG_debug_pin	JTAG debug pin			
Xtal1	Xtall	Xtal1			
Xtal2	Xtal2	Xtal2			

Reset In VREF input

User defined nodes:

_Reset_In Vref

Node Name	Node Type
En_counter0	D-type register
En_PA	D-type register
En_PB	D-type register

_Reset_In VREF En_Dir D-type register

Page Register settings:

```
===
        =====
pgr0 is used for paging
pgr1 is used for paging
pgr2 is used for paging
pgr3 is not used
pgr4 is not used
pgr5 is not used
pgr6 is not used
par7 is not used
Equations:
===
   _____
rs0 = ((address >= ^h0000) & (address <= ^h1FFF));
csiop = ((address >= ^h7F00) & (address <= ^h7FFF));
fs0 = ((address >= ^h0000) & (address <= ^h7FFF));</pre>
fs1 = ((page == 0) & (address >= ^h8000) & (address <= ^hFFFF));
fs2 = ((page == 1) & (address >= ^h8000) & (address <= ^hFFFF);
fs3 = ((page == 2) & (address >= ^h8000) & (address <= ^hFFFF));
fs4 = ((page == 3) & (address >= ^h8000) & (address <= ^hFFFF));
fs5 = ((page == 4) & (address >= ^h8000) & (address <= ^hFFFF));
fs6 = ((page == 5) & (address >= ^h8000) & (address <= ^hFFFF));
fs7 = ((page == 6) & (address >= ^h8000) & (address <= ^hFFFF));
csboot0 = ((address >= ^h8000) & (address <= ^h9FFF));
csboot1 = ((address >= ^hA000) & (address <= ^hBFFF));
csboot2 = ((address >= ^hC000) & (address <= ^hDFFF));
csboot3 = ((address >= ^hE000) & (address <= ^hFFFF));
psel0 = ((address >= ^h7E00) & (address <= ^h7EFF) & (_psen));
LCD_E2 = ((address >= ^h7E04) & (address <= ^h7E07) & (!_wr))
     # ((address >= ^h7E04) & (address <= ^h7E07) & (!_rd));
LCD_E1 = ((address >= ^h7E00) & (address <= ^h7E03) & (!_wr))
     # ((address >= ^h7E00) & (address <= ^h7E03) & (!_rd));
LCD_RW = a0;
LCD_RW.oe = Vcc;
LCDA0 = a1;
LCD_A0.oe = Vcc;
En_counter0.ck = !(En_PA & En_PB);
En counter0.re = ! reset;
En_counter0.pr = Gnd;
En PA := Vcc;
En PA.ck = Vcc;
En_PA.re = !(En_EA #( !En_EB));
En_PA.pr = En_EA \& (!En_EB);
En_PB := Vcc;
En PB.ck = Vcc:
En_PB.re = ! (En_EA # En_EB);
En_PB.pr = En_EA & En_EB;
En_Dir := En_EB;
En_Dir.ck = !(En_PA & En_PB);
En_Dir.re = !_reset;
En_Dir.pr = Gnd;
```



9 REVISION HISTORY

Table 2. Document Revision History

Date	Version	Revision Details
31-Mar-2005	1.0	First Issue

"THE PRESENT NOTE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH A NOTE AND/OR THE USE MADE BY CUSTOMERS OF THE INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS."

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners © 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia – Belgium - Brazil - Canada - China – Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

47/