87C196CA 18 MHz Advanced 16-Bit CHMOS Microcontroller

Automotive

intel

Datasheet

Product Features

- -40 °C to +125 °C Ambient
- High Performance CHMOS 16-Bit CPU
- 32 Kbytes of On-Chip EPROM
- 1.0 Kbytes of On-Chip Register RAM
- 256 Bytes of Additional RAM (Code RAM)
- Register-Register Architecture
- SixChannel/10-Bit A/D with Sample/Hold
- Up to 37 Prioritized Interrupt Sources
- 38 I/O Ports
- Full Duplex Serial I/O Port
- Dedicated Baud Rate Generator
- Interprocessor Communication Slave Port

- High Speed Peripheral Transaction Server (PTS)
- Two 16-Bit Software Timers
- Six High Speed Capture/Compare (EPA)
- Full Duplex Synchronous Serial I/O Port (SSIO)
- Two Flexible 16-Bit Timer/Counters
- Quadrature Counting Inputs
- Flexible 8-/16-Bit External Bus
- Programmable Bus (HLD/HLDA)
- 1.75 μs 16 x 16 Multiply
- 3 μs 32/16 Divide
- 68-Pin PLCC Package
- Supports CAN (Controller Area Network) Specification 2.0

intel

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The 87C196CA microcontroller may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

Copyright © Intel Corporation, 1998

*Third-party brands and names are the property of their respective owners.

int_{el}。 *Contents*

1.0	Intro	oduction	1
2.0	Arch	nitecture	2
	2.1 2.2 2.3 2.4	CPU Features Peripheral Features New Instructions 2.3.1 XCH/XCHB 2.3.2 BMOVi 2.3.3 TIJMP 2.3.4 EPTS/DPTS SFR Operation	2 2 2 2 2 2 3 3 3
3.0	Pacl	kaging Information	
4.0	Elec	trical Characteristics	8
	4.1 4.2 4.3 4.4	Absolute Maximum RatingsOperating ConditionsDC CharacteristicsAC Characteristics4.4.1 Explanation of AC Symbols4.4.2 EPROM Specifications4.4.3 A to D Converter Specifications4.4.4 AC Characteristics—Slave Port4.4.5 AC Characteristics—Serial Port—Shift Register Mode4.4.6 Waveform—Serial Port—Shift Register Mode 0	
5.0	Desi	ign Considerations	23
	5.1	87C196CA Design Considerations	23
6.0	Revi	ision History	25



Figures

1	Block Diagram	3
2	87C196CA Nomenclature	
3	87C196CA 68-Pin PLCC Package Diagram	5
4	87C196CA I _{CC} vs. Frequency	.10
5	System Bus Timing	.13
6	READY Timing	
7	External Clock Drive Waveforms	.14
8	AC Testing Input, Output Waveforms	. 15
9	Float Waveforms	. 15
10	Slave Programming Mode Data Program Mode with Single Program Pulse	.17
11	Slave Programming Mode in Word Dump or Data Verify Mode	
	with Auto Increment	.17
12	Slave Programming Mode Timing in Data Program Mode	
	with Repeated PROG Pulse and Auto Increment	
13	Slave Port Waveform (SLPL = 0)	
14	Slave Port Waveform (SLPL = 1)	.21
15	Serial Port Waveform—Shift Register Mode	.22

Tables

1	87C196Kx and Jx Features Summary	1
2	Pin Descriptions	6
3	Absolute Maximum Ratings	
4	Operating Conditions	8
5	DC Characteristics	
6	AC Characteristics	
7	External Clock Drive	14
8	Thermal Characteristics	
9	AC EPROM Programming Characteristics	
10	DC EPROM Programming Characteristics	
11	A/D Operating Conditions	
12	A/D Operating Parameter Values	19
13	Slave Port Timing-(SLPL = 0)	
14	Slave Port Timing-(SLPL = 1)	21
15	Serial Port Timing—Shift Register Mode	
15	Serial Port Timing—Shift Register Mode	2

int_{el}®

1.0 Introduction

The MCS 96 microcontroller family members are all high performance microcontrollers with a 16-bit CPU.

The 87C196CA family members are composed of the high-speed (18 MHz) core as well as the following peripherals:

- 32 Kbytes of Programmable EPROM
- 1.0 Kbytes of register RAM and 512 bytes of code RAM (16-bit addressing modes) with the ability to execute from this RAM space
- Six–10-Bit/ \pm 3 LSB analog to digital converter with programmable S/H times with conversion times $<5~\mu s$ at 16 MHz
- An asynchronous/synchronous serial I/O port (8096 compatible) with a dedicated 16-bit baud rate generator
- Interprocessor communication slave port
- Synchronous serial I/O port with full duplex master/slave transceivers
- A flexible timer/counter structure with prescaler, cascading, and quadrature capabilities
- Six modularized multiplexed high speed I/O for capture and compare (called Event Processor Array) with 250 ns resolution and double buffered inputs
- A sophisticated prioritized interrupt structure with programmable Peripheral Transaction Server (PTS). The PTS has several channel modes, including single/burst block transfers from any memory location to any memory location, a PWM and PWM toggle mode to be used in conjunction with the EPA, and an A/D scan mode.
- Serial communications protocol CAN 2.0 with 15 message objects of 8 bytes data length

The 87C196CA device is a member of the fourth generation of MCS[®] 96 microcontroller products implemented on Intel's advanced 1 micron process technology. This product is based on the 80C196KB device with improvements for automotive applications. The instruction set is a true super set of 80C196KB.

The 87C196CA device is a memory scalar of the 87C196KR in a 68-pin package with 32 Kbytes of on-chip EPROM, 1.0 Kbytes of register RAM, and 256 bytes of code RAM. In addition, the 87C196CA contains an extra peripheral for serial communications protocol CAN 2.0.

Table 1 summarizes the features of the 87C196CA device.

Table 1. 87C196Kx and Jx Features Summary

Device	Pins/Package	EPROM	Reg RAM	Code RAM	I/O	EPA	SIO	SSIO	A/D
87C196CA	68-Pin PLCC	32 K	1.0 K	256	38	6	Y	Y	6



2.0 Architecture

The 87C196CA is a member of the MCS 96 microcontroller family, has the same architecture and use the same instruction set as the 80C196KB/KC. Many new features have been added including:

2.1 CPU Features

- Powerdown and Idle Modes
- 18 MHz Operating Frequency
- A High Performance Peripheral Transaction Server (PTS)
- Up to 37 Interrupt Vectors
- 256 Bytes of Code RAM
- 1.0 Kbytes of Register RAM
- "Windowing" Allows 8-Bit Addressing to Some 16-Bit Addresses
- 1.75 µs 16 x 16 Multiply
- 3 µs 32/16 Divide
- Oscillator Fail Detect

2.2 Peripheral Features

- Programmable A/D Conversion and S/H Times
- Six Capture/Compare I/O with 2 Flexible Timers
- Synchronous Serial I/O Port for Full Duplex Serial I/O
- Total Utilization of ALL Available Pins (I/O Mux'd with Control)
- Two 16-Bit Timers with Prescale, Cascading and Quadrature Counting Capabilities
- Up to 12 Externally Triggered Interrupts

2.3 New Instructions

2.3.1 XCH/XCHB

Exchange the contents of two locations, either Word or Byte is supported.

2.3.2 BMOVi

Interruptable Block Move Instruction, allows the user to be interrupted during long executing Block Moves.

2.3.3 TIJMP

Table Indirect JUMP. This instruction incorporates a way to do complex CASE level branches through one instruction. An example of such code savings: several interrupt sources and only one interrupt vector. The TIJMP instruction will sort through the sources and branch to the appropriate sub-code level in one instruction. This instruction was added especially for the EPA structure, but has other code saving advantages.

2.3.4 EPTS/DPTS

Enable and Disable PTS Interrupts (Works like EI and DI).

2.4 SFR Operation

The 87C196CA device contains 512 bytes of SFR registers to support the wide range of on-chip peripherals. The memory space 1F00-1FFFh has the ability to be addressed as direct 8-bit addresses through the "windowing" technique. The memory space 1E00-1EFFh is reserved for CAN functions.





Figure 1. Block Diagram



Figure 2. 87C196CA Nomenclature



intel®

3.0 Packaging Information

Figure 3. 87C196CA 68-Pin PLCC Package Diagram






Table 2.Pin Descriptions (Sheet 1 of 2)

Т

Symbol	Name and Function
V _{CC}	Main supply voltage (+5 V).
V _{SS}	Digital circuit ground (0 V). There are three $\rm V_{SS}$ pins, all of which MUST be connected to a single ground plane.
V _{REF}	Reference for the A/D converter (+5 V). V_{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
V _{PP}	Programming voltage for the EPROM parts. It should be +12.5 V for programming. It is also the timing pin for the return from powerdown circuit. Connect this pin with a 1 μ F capacitor to V _{SS} and a 1 M Ω resistor to V _{CC} . If this function is not used, V _{PP} may be tied to V _{CC} .
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as $\rm V_{SS}.$
XTAL1	Input of the oscillator inverter and the internal clock generator.
XTAL2	Output of the oscillator inverter.
P2.7/CLKOUT	Output of the internal clock generator. The frequency is $\frac{1}{2}$ the oscillator frequency. It has a 50% duty cycle. Also LSIO pin when not used as CLKOUT.
RESET#	Reset input to the chip. Input low for at least 16 state times will reset the chip. The subsequent low to high transition resynchronizes CLKOUT and commences a 10-state time sequence in which the PSW is cleared, bytes are read from 2018H and 201AH loading the CCBs, and a jump to location 2080H is executed. Input high for normal operation. RESET# has an internal pullup.
NMI	A positive transition causes a non-maskable interrupt vector through memory location 203EH.
EA#	Input for memory select (External Access). EA# equal to a high causes memory accesses within the [EP]ROM address space to be directed to on-chip EPROM/ ROM. EA# equal to a low causes accesses to these locations to be directed to off-chip memory. EA# = +12.5 V causes execution to begin in the Programming Mode. EA# latched at reset.
P5.0/ALE/ADV#	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is ADV#, it goes inactive (high) at the end of the bus cycle. ADV# can be used as a chip select for external memory. ALE/ADV# is active only during external memory accesses. Also LSIO when not used as ALE.
P5.3/RD#	Read signal output to external memory. RD# is active only during external memory reads. LSIO when not used as RD#.
P5.2/WR#/WRL#	Write and Write Low output to external memory, as selected by the CCR, WR# will go low for every external write, while WRL# will go low only for external writes where an even byte is being written. WR#/WRL# is active during external memory writes. Also an LSIO pin when not used as WR#/WRL#.
P5.5/BHE#/WRH#	Byte High Enable or Write High output, as selected by the CCR. BHE# = 0 selects the bank of memory that is connected to the high byte of the data bus. $A0 = 0$ selects that bank of memory that is connected to the low byte. Thus accesses to a 16-bit wide memory can be to the low byte only ($A0 = 0$, BHE# = 1), to the high byte only ($A0 = 1$, BHE# = 0) or both bytes ($A0 = 0$, BHE# = 0). If the WRH# function is selected, the pin will go low if the bus cycle is writing to an odd memory location. BHE#/WRH# is only valid during 16-bit external memory write cycles. Also an LSIO pin when not BHE#/WRH#.

T

T

Table 2.Pin Descriptions (Sheet 2 of 2)

Symbol	Name and Function
P5.6/READY	Ready input to lengthen external memory cycles, for interfacing with slow or dynamic memory, or for bus sharing. If the pin is high, CPU operation continues in a normal manner. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait state mode until the next positive transition in CLKOUT occurs with READY high. When external memory is not used, READY has no effect. The max number of wait states inserted into the bus cycle is controlled by the CCR/CCR1. Also an LSIO pin when READY is not selected.
P5.4/SLPINT	Dual functional I/O pin. As a bidirectional port pin (LSIO) or as a system function. The system function is a Slave Port Interrupt Output Pin.
P6.2/T1CLK	Dual function I/O pin. Primary function is that of a bidirectional I/O pin (LSIO); however it may also be used as a TIMER1 Clock input. The TIMER1 will increment or decrement on both positive and negative edges of this pin.
P6.3/T1DIR	Dual function I/O pin. Primary function is that of a bidirectional I/O pin (LSIO); however it may also be used as a TIMER1 Direction input. The TIMER1 will increment when this pin is high and decrements when this pin is low.
PORT1/EPA0-3 P6.0-6.1/EPA8-9	Dual function I/O port pins. Primary function is that of bidirectional I/O (LSIO). System function is that of High Speed capture and compare. EPA0 and EPA2 have yet another function of T2CLK and T2DIR of the TIMER2 timer/counter.
PORT 0/ACH2-7	6-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. These pins are also used as inputs to EPROM parts to select the Programming Mode.
P6.4-6.7/SSIO	Dual function I/O ports that have a system function as Synchronous Serial I/O. Two pins are clocks and two pins are data, providing full duplex capability.
PORT 2	6-bit multi-functional port. All of its pins are shared with other functions.
PORT 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups.
TXCAN	Push-pull output to the CAN bus line.
RXCAN	High-impedance input-only from the CAN bus line.



4.0 **Electrical Characteristics**

Note: This document contains information on products in production. The specifications are subject to change without notice.

4.1 Absolute Maximum Ratings

Table 3. Absolute Maximum Ratings

Parameter	Maximum Rating
Storage Temperature	-60°C to +150°C
Voltage from V_{PP} or EA# to V_{SS} or ANGND	–0.5 V to +13.0 V
Voltage from any other pin to V _{SS} or ANGND	-0.5 V to +7.0 V
Power Dissipation	0.5 W

Warning: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only.

4.2 Operating Conditions

Table 4.Operating Conditions

Parameter	Values
T _A (Ambient Temperature Under Bias)	-40°C to +125°C
V _{CC} (Digital Supply Voltage)	4.75 V to 5.25 V
V _{REF} (Analog Supply Voltage) (Notes 1, 2)	4.75 V to 5.25 V
F _{OSC} (Oscillator Frequency):	4 MHz to 18 MHz ⁽²⁾

NOTE:

1. ANGND and V_{SS} should be nominally at the same potential.

2. Device is static and should operate below 1 Hz, but only tested down to 4 MHz.

Warning: Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

1

in

Т

Т

T

DC Characteristics 4.3

Table 5. DC Characteristics (Sheet 1 of 2)

Symbol	Parameter	Min	Typical	Max	Units	Test Conditions	
I _{CC}	V _{CC} supply current (-40°C to +125°C ambient)		50	90	mA	X _{TAL1} = 18 MHz,	
I _{CC1}	Active mode supply current (typical)		50		mA	$V_{CC} = V_{PP} = V_{REF} = 5.23$ (While device is in reset)	
I _{REF}	A/D reference supply current		2	5	mA		
I _{IDLE}	Idle mode current		15	40	mA	$X_{TAL1} = 18 \text{ MHz},$ $V_{CC} = V_{PP} = V_{REF} = 5.25 \text{ V}$	
I _{PD}	Powerdown mode current		50		μA	$V_{CC} = V_{PP} = V_{REF} = 5.25$ (Note 4)	
V _{IL}	Input low voltage (all pins)	-0.5 V		0.3 V _{CC}	V		
V _{IH}	Input high voltage (all pins)	0.7 V _{CC}		V _{CC} + 0.5	V	(Note 5)	
V _{OL}	Output low voltage (outputs configured as push/pull)			0.3 0.45 1.5	V	$I_{OL} = 200 \ \mu A \ (Note 3)$ $I_{OL} = 3.2 \ m A$ $I_{OL} = 7.0 \ m A$	
V _{OH}	Output high voltage (outputs configured as complementary)	$V_{CC} - 0.3$ $V_{CC} - 0.7$ $V_{CC} - 1.5$			V	$I_{OH} = -200 \ \mu A \ (Note 3)$ $I_{OH} = -3.2 \ m A$ $I_{OH} = -7.0 \ m A$	
ILI	Input leakage current (standard inputs)			±10	μA	$V_{SS} \le V_{IN} \le V_{CC}$ (Note 2)	
I _{LI1}	Input leakage current (Port 0—A/D inputs)			±1.5	μA	$V_{SS} \le V_{IN} \le V_{CC}$	
I _{IH}	Input high current (NMI pin)			+175	μA	$V_{SS} \le V_{IN} \le V_{CC}$	
V _{OH1}	SLPINT (P5.4) and HLDA (P2.6) Output high voltage in RESET	2.0			V	I _{OH} = 0.8 mA (Note 8)	
V _{OH2}	Output high voltage in RESET	$V_{CC} - 1 V$			V	I _{OH} = – 15 μA (Notes 1, 6)	
I _{OH2}	Output High Current in RESET	-30 -75 -90		-120 -240 -280	μΑ	$V_{OH2} = V_{CC} - 1.0 V$ $V_{OH2} = V_{CC} - 2.5 V$ $V_{OH2} = V_{CC} - 4.0 V$	

NOTES:

1. All BD (bidirectional) pins except P5.5/INST and P2.7/CLKOUT which are excluded due to their not being weakly pulled high in reset. BD pins include Port1, Port 2, Port3, Port4, Port5, and Port6.

2. Standard Input pins include XTAL1, EA#, RESET#, and Ports 1,2,3,4,5,6 when configured as inputs.

 All bidirectional I/O pins when configured as outputs (push/pull).
 Typicals are based on limited number of samples and are not guaranteed. The values listed are at room temperature and $V_{REF} = V_{CC} = 5.0 \text{ V.}$ 5. V_{IH} max for Port0 is $V_{REF} + 0.5 \text{ V.}$ 6. Refer to "VOH2/IOH2 Specification" errata #1 in errata section of this datasheet.

7. This specification is not tested in production and is based upon theoretical estimates and/or product characterization.

8. Violating these specifications in reset may cause the device to enter test modes (P5.4 and P2.6).

DC Characteristics (Sheet 2 of 2) Table 5.

Symbol	Parameter	Min	Typical	Max	Units	Test Conditions
R _{RST}	Reset pullup resistor	6 K		65 K	Ω	
V _{OL3}	Output low voltage in reset (RESET pin only)			0.3 0.5 0.8	V	$I_{OL3} = 4 \text{ mA} \text{ (Note 7)}$ $I_{OL3} = 6 \text{ mA}$ $I_{OL3} = 10 \text{ mA}$
C _S	Pin Capacitance (any pin to V _{SS})			10	pF	F _{TEST} = 1.0 MHz
R _{WPU}	Weak pullup resistance (approx.)		150 K		Ω	(Note 4)

NOTES:

1. All BD (bidirectional) pins except P5.5/INST and P2.7/CLKOUT which are excluded due to their not being weakly pulled high in reset. BD pins include Port1, Port 2, Port3, Port4, Port5, and Port6.


2. Standard Input pins include XTAL1, EA#, RESET#, and Ports 1,2,3,4,5,6 when configured as inputs.

3. All bidirectional I/O pins when configured as outputs (push/pull).

4. Typicals are based on limited number of samples and are not guaranteed. The values listed are at room temperature and $V_{REF} = V_{CC} = 5.0 \text{ V}.$ 5. V_{IH} max for Port0 is $V_{REF} + 0.5 \text{ V}.$ 6. Refer to "VOH2/IOH2 Specification" errata #1 in errata section of this datasheet.

- 7. This specification is not tested in production and is based upon theoretical estimates and/or product characterization.
- 8. Violating these specifications in reset may cause the device to enter test modes (P5.4 and P2.6).

Figure 4. 87C196CA I_{CC} vs. Frequency





T

T T

T

T

AC Characteristics 4.4

Table 6. AC Characteristics (Sheet 1 of 2)

(over specified operating conditions); Test conditions: capacitance load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{OSC} = 18 \text{ MHz}$

Symbol	Parameter	Min	Мах	Units
The syste	em must meet these specifications to work with	the 87C196CA Mic	crocontroller.	•
T _{AVYV}	Address Valid to READY Setup		2 T _{OSC} – 75	ns
T _{LLYV}	ALE Low to READY Setup		T _{OSC} - 70	ns
T _{YLYH}	Non Ready Time	No Up	per Limit	ns
T _{CLYX}	READY Hold after CLKOUT Low	0	T _{OSC} - 30	ns ⁽¹⁾
T _{LLYX}	READY Hold after ALE Low	T _{OSC} – 15	2 T _{OSC} – 40	ns ⁽¹⁾
T _{AVDV}	Address Valid to Input Data Valid		3 T _{OSC} – 55	ns
T _{RLDV}	RD# Active to Input Data Valid		T _{OSC} – 22	ns
T _{CLDV}	CLKOUT Low to Input Data Valid		T _{OSC} – 50	ns
T _{RHDZ}	End of RD# to Input Data Float		T _{OSC}	ns
T _{RXDX}	Data Hold after RD# Inactive	0		ns
The 87C1	96CA Microcontroller meets these specification	s.		
F _{XTAL}	Oscillator Frequency	4	18	MHz ⁽²
T _{OSC}	Oscillator Period (1/F _{XTAL})	55	250	ns
Т _{хнсн}	XTAL1 High to CLKOUT High or Low	20	110	ns ⁽³⁾
T _{OFD}	Clock Failure to Reset Pulled Low	4	40	μS ⁽⁷⁾
T _{CLCL}	CLKOUT Period	2	r _{osc}	ns
T _{CHCL}	CLKOUT High Period	T _{OSC} - 10	T _{OSC} + 15	ns
T _{CLLH}	CLKOUT Falling Edge to ALE Rising	-15	10	ns
T _{LLCH}	ALE/ADV# Falling Edge to CLKOUT Rising	-20	15	ns
T _{LHLH}	ALE/ADV# Cycle Time	4	r _{osc}	ns
T _{LHLL}	ALE/ADV# High Period	T _{OSC} - 10	T _{OSC} + 10	ns
T _{AVLL}	Address Setup to ALE/ADV# Falling Edge	T _{OSC} – 15		ns
T _{LLAX}	Address Hold after ALE/ADV# Falling Edge	T _{OSC} - 40		ns
T _{LLRL}	ALE/ADV# Falling Edge to RD# Falling Edge	T _{OSC} – 30		ns
T _{RLCL}	RD# Low to CLKOUT Falling Edge	4	30	ns
T _{RLRH}	RD# Low Period	T _{OSC} – 10		ns

NOTES:

1. If max is exceeded, additional wait states will occur.

2. Testing performed at 4 MHz; however, the device is static by design and will typically operate below 1 Hz.

3. Typical specifications, not guaranteed.

4. Assuming back-to-back bus cycles.

5. 8-bit bus only.

6. T_{RLAZ} (max) = 5 ns by design. 7. T_{OFD} is the time for the oscillator fail detect circuit (OFD) to react to a clock failure.



Table 6. AC Characteristics (Sheet 2 of 2)

(over specified operating conditions); Test conditions: capacitance load on all pins = 100 pF, Rise and fall times = 10 ns, $F_{OSC} = 18$ MHz

Symbol	Parameter	Min	Max	Units
T _{RHLH}	RD# Rising Edge to ALE/ADV# Rising Edge	T _{OSC}	T _{OSC} + 25	ns ⁽⁴⁾
T _{RLAZ}	RD# Low to Address Float		5	ns ⁽⁶⁾
T _{LLWL}	ALE/ADV# Falling Edge to WR# Falling Edge	T _{OSC} - 10		ns
T _{CLWL}	CLKOUT Low to WR# Falling Edge	-5	25	ns
T _{QVWH}	Data Stable to WR# Rising Edge	T _{OSC} – 23		ns
T _{CHWH}	CLKOUT High to WR# Rising Edge	-10	15	ns
T _{WLWH}	WR# Low Period	T _{OSC} - 20		ns
T _{WHQX}	Data Hold after WR# Rising Edge	T _{OSC} – 25		ns
T _{WHLH}	WR# Rising Edge to ALE/ADV# Rising Edge	T _{OSC} - 10	T _{OSC} + 15	ns ⁽⁴⁾
T _{WHBX}	BHE# Hold after WR# Rising Edge	T _{OSC} - 10		ns
T _{WHAX}	AD[15:8] Hold after WR# Rising Edge	T _{OSC} - 30		ns ⁽⁵⁾
T _{RHBX}	BHE# Hold after RD# Rising Edge	T _{OSC} - 10		ns
T _{RHAX}	AD[15:8] Hold after RD# Rising Edge	T _{OSC} - 30		ns ⁽⁵⁾

NOTES:

If max is exceeded, additional wait states will occur.
 Testing performed at 4 MHz; however, the device is static by design and will typically operate below 1 Hz.

Typical specifications, not guaranteed.
 Assuming back-to-back bus cycles.


5. 8-bit bus only. 6. T_{RLAZ} (max) = 5 ns by design. 7. T_{OFD} is the time for the oscillator fail detect circuit (OFD) to react to a clock failure.

T

T

intel®





intel®

Figure 6. READY Timing





Table 7.External Clock Drive

Symbol	Parameter	Min	Мах	Units
1/T _{XLXL}	Oscillator Frequency	4	18	MHz
T _{XLXL}	Oscillator Period (T _{OSC})	55	250	ns
T _{XHXX}	High Time	0.35 T _{OSC}	0.65 T _{OSC}	ns
T _{XLXX}	Low Time	0.35 T _{OSC}	0.65 T _{OSC}	ns
T _{XLXH}	Rise Time		10	ns
T _{XHXL}	Fall Time		10	ns

Figure 7. External Clock Drive Waveforms



1

intel






Figure 9. Float Waveforms




Table 8.Thermal Characteristics

Device and Package	θ_{JA}	οιθ
AN87C196CA (68-Lead PLCC)	36.5°C/W	10°C/W

NOTES:

 θ_{JA} = Thermal resistance between junction and the surrounding environment (ambient). Measurements are taken 1 ft. away from case in air flow environment.

 θ_{JC} = Thermal resistance between junction and package surface (case).

 All values of θ_{JA} and θ_{JC} may fluctuate depending on the environment (with or without airflow, and how much airflow) and device power dissipation at temperature of operation. Typical variations are ±2°C/W.

3. Values listed are at a maximum power dissipation of 0.50 W.



4.4.1 Explanation of AC Symbols

Each symbol is two pairs of letters prefixed by "t" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions	Signals	5
H–High	A–Address	HA–HLDA#
L–Low	B–BHE#	L-ALE/ADV#
V-Valid	C-CLKOUT	R–RD#
X–No Longer Valid	D–DATA	W–WR#/WRH#/WRI#
Z–Floating	G–Buswidth	X–XTAL1
	H–HOLD#	Y–READY

4.4.2 EPROM Specifications

Table 9. AC EPROM Programming Characteristics

Operating Conditions: Load Capacitance = 150 pF; TC = $25^{\circ}C \pm 5^{\circ}C$; VREF = 5.0 V \pm 0.25 V; VSS, ANGND = 0 V; VPP = 12.5 V \pm 0.25 V; EA# = 12.5 V \pm 0.25 V; FOSC = 5.0 MHz

Symbol	Parameter	Min	Max	Units
T _{AVLL}	Address Setup Time		T _{OSC}	
T _{LLAX}	Address Hold Time	100		T _{OSC}
T _{DVPL}	Data Setup Time	0		T _{OSC}
T _{PLDX}	Data Hold Time	400		T _{OSC}
T _{LLLH}	PALE# Pulse Width	50		T _{OSC}
T _{PLPH}	PROG# Pulse Width ⁽³⁾	50		T _{OSC}
T _{LHPL}	PALE# High to PROG# Low	E# High to PROG# Low 220		T _{OSC}
T _{PHLL}	PROG# High to Next PALE# Low 220			T _{OSC}
T _{PHDX}	Word Dump Hold Time		50	T _{OSC}
T _{PHPL}	PROG# High to Next PROG# Low	xt PROG# Low 220		T _{OSC}
T _{PLDV}	PROG# Low to Word Dump Valid	50		T _{OSC}
T _{SHLL}	RESET# High to First PALE# Low	1100		T _{OSC}
T _{PHIL}	PROG# High to AINC# Low	0		T _{OSC}
T _{ILIH}	AINC# Pulse Width 240			T _{OSC}
T _{ILVH}	PVER Hold after AINC# Low 50			T _{OSC}
T _{ILPL}	AINC# Low to PROG# Low	170		T _{OSC}
T _{PHVL}	PROG# High to PVER# Valid		220	T _{OSC}

NOTES:

 Run-time programming is done with F_{OSC} = 6.0 MHz to 10.0 MHz, V_{CC}, V_{PD}, V_{REF} = 5 V ± 0.25 V, TC = 25°C ± 5°C and V_{PP} = 12.5 V ± 0.25 V. For run-time programming over a full operating range, contact factory.

2. Programming specifications are not tested, but guaranteed by design.

3. This specification is for the word dump mode. For programming pulses, use 300 T_{OSC} + 100 μ S.

T

intel®

Table 10. DC EPROM Programming Characteristics

Symbol	Parameter	Min	Max	Units
I _{PP}	V _{PP} Programming Supply Current		200	mA

NOTE: V_{PP} must be within 1 V of V_{CC} while $V_{CC} < 4.5$ V. V_{PP} must not have a low impedance path to ground or V_{SS} while $V_{CC} > 4.5$ V.

Figure 10. Slave Programming Mode Data Program Mode with Single Program Pulse





Figure 11. Slave Programming Mode in Word Dump or Data Verify Mode with Auto Increment








Figure 12. Slave Programming Mode Timing in Data Program Mode with Repeated PROG Pulse and Auto Increment

4.4.3 A to D Converter Specifications

The speed of the A/D converter in the 10-bit or 8-bit modes can be adjusted by setting the AD_TIME special function register to the appropriate value. The AD_TIME register only programs the speed at which the conversions are performed, not the speed at which it can convert correctly.

The converter is ratiometric, so absolute accuracy is dependent on the accuracy and stability of V_{REF}.

 V_{REF} must not exceed V_{CC} by more than 0.5 V since it supplies both the resistor ladder and the digital portion of the converter and input port pins.

For testing purposes, after a conversion is started, the device is placed in the IDLE mode until the conversion is complete. Testing is performed at $V_{REF} = 5.12$ V and 18 MHz operating frequency.

There is an AD_TEST register that allows for conversion on ANGND and V_{REF} as well as zero offset adjustment. The absolute error listed is without doing any adjustments.

Table 11. A/D Operating Conditions

Symbol	Description	Min	Max	Units
T _A	Automotive Ambient Temperature	-40	+125	°C
V _{CC}	Digital Supply Voltage	4.75	5.25	V
V _{REF}	Analog Supply Voltage	4.75	5.25	V
T _{SAM}	Sample Time	2.0		μS
T _{CONV}	Conversion Time	15	18	μS
F _{osc}	Oscillator Frequency	4	18	MHz

NOTES:

1. ANGND and V_{SS} should nominally be at the same potential.

2. V_{REF} must not exceed V_{CC} by more than +0.5 V.

3. Testing is performed at $V_{REF} = 5.12$ V.

4. The value of AD_TIME must be selected to meet these specifications.

Table 12. A/D Operating Parameter Values

Parameter	Typical ^(†,1)	Min	Max	Units ^{††}
Resolution		1024 10	1024 10	Level Bits
Absolute Error		0	-3 +3	LSBs
Full Scale Error	±2			LSBs
Zero Offset Error	±2			LSBs
Non-linearity			±3	LSBs
Differential Non-linearity		> -0.5	+0.5	LSBs
Channel-to-Channel Matching		0	±1	LSBs
Repeatability	±0.25	0		LSBs ⁽¹⁾
Temperature Coefficients: Offset Fullscale Differential Non-linearity	0.009 0.009 0.009			LSB/C ⁽¹⁾
Off Isolation		-60		dB ⁽¹⁾⁽²⁾⁽³⁾
Feedthrough	-60			dB ⁽¹⁾⁽²⁾
V _{CC} Power Supply Rejection	-60			dB ⁽¹⁾⁽²⁾
Input Resistance		750	1.2 K	$\Omega^{(1)}$
DC Input Leakage		0	±3	μA

NOTES:

T

† These values are expected for most parts at 25 °C but are not tested or guaranteed.

†† An "LSB," as used here, has a value of approximately 5 mV. (See Automotive Handbook for A/D glossary of terms.)

1. These values are not tested in production and are based on theoretical estimates and/or laboratory test.

2. DC to 100 KHz.

3. Multiplexer break-before-make guaranteed.



4.4.4 AC Characteristics—Slave Port

Figure 13. Slave Port Waveform (SLPL = 0)




Table 13.Slave Port Timing-(SLPL = 0)

(See notes 1, 2, 3)

Symbol	Parameter	Min	Max	Units
T _{SAVWL}	Address Valid to WR# Low	50		ns
T _{SRHAV}	RD# High to Address Valid	60		ns
T _{SRLRH}	RD# Low Period	T _{OSC}		ns
T _{SWLWH}	WR# Low Period	T _{OSC}		ns
T _{SRLDV}	RD# Low to Output Data Valid		60	ns
T _{SDVWH}	Input Data Setup to WR# High	20		ns
T _{SWHQX}	WR# High to Data Invalid	30		ns
T _{SRHDZ}	RD# High to Data Float	15		ns

NOTES:

1. Test conditions: $F_{OSC} = 18$ MHz, $T_{OSC} = 60$ ns, Rise/Fall Time = 10 ns. Capacitive Pin Load = 100 pF. 2. These values are not tested in production, and are based upon theoretical estimates and/or laboratory

These values are not tested in production, and are based upon theoretical estimates and/or la tests.

3. Specifications above are advanced information and are subject to change.

T



Figure 14. Slave Port Waveform (SLPL = 1)




Table 14.Slave Port Timing-(SLPL = 1)

(See notes 1, 2, 3)

Symbol	Parameter	Min	Мах	Units
T _{SELLL}	CS# Low to ALE Low	20		ns
T _{SRHEH}	RD# or WR# High to CS# High	60		ns
T _{SLLRL}	ALE Low to RD# Low	T _{OSC}		ns
T _{SRLRH}	RD# Low Period	T _{OSC}		ns
T _{SWLWH}	WR# Low Period	T _{OSC}		ns
T _{SAVLL}	Address Valid to ALE Low	20	ns	
T _{SLLAX}	ALE Low to Address Invalid	20	ns	
T _{SRLDV}	RD# Low to Output Data Valid		60 ns	
T _{SDVWH}	Input Data Setup to WR# High	20	ns	
T _{SWHQX}	WR# High to Data Invalid	30	ns	
T _{SRHDZ}	RD# High to Data Float	15		ns

NOTES:

1. Test conditions: F_{OSC} = 18 MHz, T_{OSC} = 60 ns, Rise/Fall Time = 10 ns. Capacitive Pin Load = 100 pF. 2. These values are not tested in production, and are based upon theoretical estimates and/or laboratory

tests.

3. Specifications above are advanced information and are subject to change.

T



4.4.5 AC Characteristics—Serial Port— Shift Register Mode

Table 15. Serial Port Timing—Shift Register Mode

Test Conditions: T_A = -40 °C to +125 °C; V_{CC} = 5.0 V ± 5%; V_{SS} = 0.0 V; Load Capacitance = 100 pF


Symbol	Parameter	Min	Max	Units
T _{XLXL}	Serial Port Clock Period	8 T _{OSC}		ns
T _{XLXH}	Serial Port Clock Falling Edge to Rising Edge	4 T _{OSC} – 50	4 T _{OSC} + 50	ns
T _{QVXH}	Output Data Setup to Clock Rising Edge	3 T _{OSC}		ns
T _{XHQX}	Output Data Hold after Clock Rising Edge	2 T _{OSC} – 50		ns
T _{XHQV}	Next Output Data Valid after Clock Rising Edge		2 T _{OSC} + 50	ns
T _{DVXH}	Input Data Setup to Clock Rising Edge	2 T _{OSC} + 200		ns
T _{XHDX} ⁽¹⁾	Input Data Hold after Clock Rising Edge	0		ns
T _{XHQZ} ⁽¹⁾	Last Clock Rising to Output Float		5 T _{OSC}	ns

NOTES:

1. Parameter not tested.

4.4.6 Waveform—Serial Port—Shift Register Mode 0

Figure 15. Serial Port Waveform—Shift Register Mode



intel®

5.0 Design Considerations

5.1 87C196CA Design Considerations

1. EPA Timer RESET/Write Conflict

If the user writes to the EPA timer at the same time that the timer is reset, it is indeterminate which will take precedence. Users should not write to a timer if using EPA signals to reset it.

2. Valid Time Matches

The timer must increment/decrement to the compare value for a match to occur. A match does not occur if the timer is loaded with a value equal to an EPA compare value. Matches also do not occur if a timer is reset and 0 is the EPA compare value.

3. P6 PIN.4-.7 Not Updated Immediately

Values written to P6 REG are temporarily held in a buffer. If P6 MODE is cleared, the buffer is loaded into P6 REG.x. If P6 MODE is set, the value stays in the buffer and is loaded into P6 REG.x when P6 MODE.x is cleared. Since reading P6 REG returns the current value in P6. REG and not the buffer, changes to P6 REG cannot be read until/unless P6 MODE.x is cleared.

4. Write Cycle during Reset

If RESET occurs during a write cycle, the contents of the external memory device may be corrupted.

5. Indirect Shift Instruction

The upper 3 bits of the byte register holding the shift count are not masked completely. If the shift count register has the value 32 x n, where n = 1, 3, 5, or 7, the operand will be shifted 32 times. This should have resulted in no shift taking place.

6. P2.7 (CLKOUT)

P2.7 (CLKOUT) does not operate in open drain mode.

7. CLKOUT

The CLKOUT signal is active on P2.7 during RESET.

8. EPA Overruns

EPA "lock-up" can occur if overruns are not handled correctly, refer to Intel Techbit #DB0459 "Understanding EPA Capture Overruns", dated 12-9-93. Applies to EPA channels with interrupts and overruns enabled (ON/RT bit in EPA_CONTROL register set to "1").

9. Indirect Addressing with Auto-Increment

For the special case of a pointer pointing to itself using auto-increment, an incorrect access of the incremented pointer address will occur instead of an access to the original pointer address. All other indirect auto-increment accesses will note be affected. Please refer to Techbit #MC0593.

Incorrect sequence:

ld ax,#ax ldb bx,[ax]+	;	Results in ax being incremented by 1 and the contents of the address pointed to by ax+1 to be loaded into bx.
Correct sequence:		
ld ax,#bx ldb cx,[ax]+	, , ,	where $ax \neq bx$. Results in the contents of the address pointed to by ax to be loaded into bx and ax incremented by 1.



196KR Features Unsupported on the 196CA:

- Analog Channels 0 and 1
- INST Pin Functionality
- SLPINT and SLPCS Pin Support
- HLD/HLDA Functionality
- Quadrature Clocking Timer 1

• External Clocking/Direction of Timer1

- Dynamic Buswidth
- EPA Capture Channels 4–7

1. External Memory

Removal of the Buswidth pin means the bus cannot dynamically switch from 8- to 16-bit bus mode or vice versa. The programmer must define the bus mode by setting the associated bits in the CCB.

2. Auto-Programming Mode

The 87C196CA device will ONLY support the 16-bit zero wait state bus during auto-programming.

3. EPA4 through EPA7

Since the CA device is based on the KR design, these functions are in the device, however there are no associated pins. A programmer can use these as compare only channels or for other functions like software timer, start an A/D conversion, or reset timers.

4. Slave Port Support

The Slave port can not be used on the 196CA due to a function change for P5.4/SLPINT and P5.1/SLPCS not being bonded-out.

5. Port Functions

Some port pins have been removed. P5.1, P6.2, P6.3, P1.4 through P1.7, P2.3, P2.5, P0.0 and P0.1. The PxREG, PxSSEL, and PxIO registers can still be updated and read. The programmer should not use the corresponding bits associated with the removed port pins to conditionally branch in software. Treat these bits as RESERVED.

Additionally, these port pins should be setup internally by software as follows:

- a. Written to PxREG as "1" or "0".
- b. Configured as Push/Pull, PxIO as "0".
- c. Configured as LSIO.

This configuration will effectively strap the pin either high or low. DO NOT Configure as Open Drain output ''1", or as an Input pin. This device is CMOS.

6. EPA Timer RESET/Write Conflict

If the user writes to the EPA timer at the same time that the timer is reset, it is indeterminate which will take precedence. Users should not write to a timer if using EPA signals to reset it.

7. Valid Time Matches

The timer must increase/decrease to the compare value for a match to occur. A match does not occur if the timer is loaded with a value equal to an EPA compare value. Matches also do not occur if a timer is reset and 0 is the EPA compare value.

- 8. Write Cycle during Reset
 - If RESET occurs during a write cycle, contents of the external memory device may be corrupted.
- 9. Indirect Shift Instruction

The upper 3 bits of the byte register holding the shift count are not masked completely. If the shift count register has the value 32 c n, where n e 1, 3, 5, or 7, the operand will be shifted 32 times. This should have resulted in no shift taking place.

10. P2.7 (CLKOUT)

P2.7 (CLKOUT) does not operate in open drain mode.

intel

6.0 Revision History

Revision	Date	Description
001	06/98	Initial release.