

2A SWITCH STEP DOWN SWITCHING REGULATOR

Features

- 2A Internal Switch
- Operating Input Voltage from 4.8V to 22V
- 3.3V \pm 2% Reference Voltage
- Output Voltage :
APW1173 - adjustable from 1.235V to 20V
- Low Dropout Operation: 100% Duty Cycle
- 500KHz Internally Fixed Frequency
- Voltage Feed-Forward
- Zero Load Current Operation
- Internal Current Limit
- Inhibit for Zero Current Consumption
- Synchronization
- Protection Against Feedback Disconnection
- Thermal Protection
- External Soft-Start
- Over-Voltage Protection
- Lead Free Available (RoHS Compliant)

Applications

- Consumer: STB, DVD, TV, VCR, Car Radio, LCD monitors
- Networking: XDSL, Modems, DC-DC Modules
- Computer: Printers, Audio/Graphic Cards, Optical Storage, Hard Disk Drive
- Industrial: Chargers, Car Battery DC-DC Converters

General Description

The APW1173 is a step down monolithic power switching regulator with a switching current limit of 3.8A so it is able to deliver more than 2A DC current to the load depending on the application conditions.


The output voltage can be set from 1.235V to 22V. The high current level is also achieved utilize an SO8 package with exposed pad frame. The type of package allows to re-duce the Rth (j-amb) down to approximately 45°C/W.

An internal oscillator fixes the switching frequency at 500KHz.


Having a minimum input voltage of 4.8V only, it is particularly suitable for 5V bus, available in all computer related applications.

Pulse by pulse current limit with the internal frequency modulation offers an effective constant current short. circuit protection.

Pin Description



SOP-8-P (Top View)

 = Thermal Pad
(connected to GND plane for better heat dissipation)

ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

Pin Function Description

No.	PIN	Description
1	OUT	Regulator Output.
2	SYNC	Master/Slave synchronization.
3	INH	A logical signal (active high) disables the device. If INH not used the pin must be connected to GND. When it is open an internal pull-up disable the device.
4	COMP	E/A output for frequency compensation.
5	FB	Feedback input. Connecting directly to this pin results in an output voltage of 1.235V(APW1173). An external resistive divider is required for higher output voltages.
6	VREF	3.3V reference voltage output, no Capacitor Is requested for stability.
7	GND	Ground.
8	VCC	Unregulated DC input voltage.

Thermal Characteristics

Symbol	Parameter	Value	Unit
θ_{JA}	Junction to ambient thermal resistance in free air	45.7	°C/W

* The area of the thermal pad is 4.5mm X 2mm and the GND plane is 60mm X 60mm. Connect the thermal pad and the GND plane by 8 vias. $T_A = 25^\circ\text{C}$.

Electrical Characteristics

The * denotes the specifications that apply over $T_A = -40 \sim 85^\circ\text{C}$. Typical values are at $T_A = 25^\circ\text{C}$.

$V_{CC} = 12\text{V}$ unless otherwise specified.

Symbol	Parameter	Test condition	APW1173			Unit	
			Min	Typ	Max		
V_{CC}	Operating input voltage range	$V_O = 1.235\text{V}; I_O = 2\text{A}$	*	4.7		22	V
V_{UVLO}	UVLO threshold voltage	V_{CC} rising	*	3.8	4.2	4.6	V
	Hysteresis				0.3		V
V_d	Dropout voltage	$V_{CC} = 4.8\text{V}; I_O = 2\text{A}$	*		1.0	1.2	V
I_{LIM}	Maximum limiting current	$V_{CC} = 4.8\text{V to } 22\text{V}$	*	3.3	3.8	4.3	A
f_s	Switching frequency	Main design	*	400	500	600	KHz
				410	500	590	
	Duty cycle			0		100	%

Electrical Characteristics (Cont.)

The * denotes the specifications that apply over $T_A = -40 \sim 85^\circ\text{C}$. Typical values are at $T_A = 25^\circ\text{C}$.
 $V_{CC} = 12\text{V}$ unless otherwise specified.


Symbol	Parameter	Test condition	APW1173			Unit	
			Min	Typ	Max		
Dynamic Characteristics							
V_{FB}	Voltage feedback APW1173	$4.8\text{V} < V_{CC} < 22\text{V}, 20\text{mA} < I_o < 2\text{A}$		1.22	1.235	1.25	V
			*	1.198	1.235	1.272	
η	Efficiency	$V_o = 5\text{V}, V_{CC} = 12\text{V}, I_{OUT} = 1\text{A}$		82		%	
DC Characteristics							
I_{qop}	Total Operating Quiescent Current		*		12	mA	
I_q	Quiescent Current	Duty Cycle = 0; $V_{FB} = 1.5\text{V}$			10	mA	
I_{qst-by}	Total Stand-by Quiescent Current	$V_{INH} > 2.2\text{V}$	*	50	100	μA	
		$V_{CC} = 22\text{V}; V_{INH} > 2.2\text{V}$	*	80	150	μA	
Inhibit							
V_{INH}	INH Threshold Voltage	Device ON		1.1	1.3	1.5	V
		Device OFF		1.2	1.4	1.6	V
	INH Pull-Up Current	$V_{INH} < 3\text{V}$		1		μA	
	Maximum INH Voltage	$I_{INH} = 0\text{A}$		4.3		V	
Error Amplifier							
V_{OH}	High Level Output Voltage	$V_{FB} = 1\text{V}$		3.5	3.8	V	
V_{OL}	Low Level Output Voltage	$V_{FB} = 1.5\text{V}$			0.4	V	
$I_{O\ source}$	Source Output Current	$V_{COMP} = 1.9\text{V}; V_{FB} = 1\text{V}$		200	300	μA	
$I_{O\ sink}$	Sink Output Current	$V_{COMP} = 1.9\text{V}; V_{FB} = 1.5\text{V}$		1	1.5	mA	
I_{FB}	Source Bias Current	$V_{FB} = 1.5\text{V}$			2.5	4	μA
	Maximum FB Voltage	$I_{FB} = 0\mu\text{A}$			2.1	V	
g_m	Trans-conductance	$V_{FB} = 1.255\text{V to } 1.215\text{V}, I_{COMP} = -0.1\text{mA to } 0.1\text{mA } V_{COMP} = 1.9\text{V}$			2.3	mAV	
SYNC Function							
	High Input Voltage	$V_{CC} = 4.8 \text{ to } 22\text{V}$		2.5		V_{REF}	V
	Low Input Voltage	$V_{CC} = 4.8\text{V to } 22\text{V}$			0.74		V
	Slave Sink Current	$V_{SYNC} = 0.74\text{V}$		0.11		0.25	mA
		$V_{SYNC} = 2.33\text{V}$		0.21		0.45	
	Master Output Amplitude	$I_{SOURCE} = 3\text{mA}$		2.75	3		V
	Output Pulse Width	No load, $V_{SYNC} = 1.65\text{V}$		0.2	0.35		μs

Electrical Characteristics (Cont.)

The * denotes the specifications that apply over $T_A = -40 \sim 85^\circ\text{C}$. Typical values are at $T_A = 25^\circ\text{C}$.
 $V_{CC} = 12\text{V}$ unless otherwise specified.


Symbol	Parameter	Test condition	APW1173			Unit
			Min	Typ	Max	
Reference Section						
V_{REF}	VREF Output Voltage	$I_{REF} = 0\text{mA}$	3.234	3.3	3.366	V
		$I_{REF} = 0\text{mA to } 5\text{mA}, V_{CC} = 4.4\text{A to } 22\text{V}$ *	3.2	3.3	3.399	V
	Line Regulation	$I_{REF} = 0\text{mA}, V_{CC} = 4.4\text{A to } 22\text{V}$		5	10	mV
	Load Regulation	$I_{REF} = 0\text{mA to } 5\text{mA}$		8	15	mV
	Short Circuit Current		10	18	30	mA
Other						
	Thermal Limiting Protection			160		$^\circ\text{C}$
	Hysteresis			30		$^\circ\text{C}$
	Over-Voltage Protection Threshold Voltage	$V_{COMP} = 0.8\text{V}$	* 120	125	130	%

Typical Application Circuit




Other Application Circuits





Dual output voltage application



BuckBoost regulator




Typical Operating Characteristics




Typical Operating Characteristics (Cont.)


Source ability of EA




Sink ability of EA







Quiescent current




Quiescent standby current



Typical Operating Characteristics (Cont.)




Typical Operating Characteristics (Cont.)



Operating waveforms

1. Power ON (no SS) :


- $V_{IN} = 12V, V_{OUT} = 3.3V$
- $C_{IN} = 22\mu F, C_{OUT} = 220\mu F, L = 15 \mu H$



Ch1 : $V_{out}, 1V/div$
 Ch2 : $COMP, 2V/div$
 Ch3 : $V_{IN}, 5V/div$
 Ch4 : $I_L, 2A/div$
 Time : $400\mu s/div$

2. Power ON (external SS) :

- $V_{IN} = 12V, V_{OUT} = 3.3V$
- $C_{IN} = 22\mu F, C_{OUT} = 220\mu F, L = 15 \mu H$




Ch1 : $V_{out}, 1V/div$
 Ch2 : $COMP, 2V/div$
 Ch3 : $V_{IN}, 5V/div$
 Ch4 : $I_L, 2A/div$
 Time : $1ms/div$

Operating waveforms (Cont.)

3. Current Limit :


- $V_{IN} = 12V, V_{OUT} = 3.3V$
- $C_{IN} = 22\mu F, C_{OUT} = 220\mu F, L = 15\mu H$



Ch1 : $V_{OUT}, 2V/div$
 Ch2 : $COMP, 2V/div$
 Ch3 : $I_{OUT}, 2A/div$
 Time : $2ms/div$

4. Load Transient :

- $V_{IN} = 12V, V_{OUT} = 3.3V$
- $C_{IN} = 22\mu F, C_{OUT} = 220\mu F, L = 15\mu H$



Ch1 : $V_{OUT}, 200mV/div, offset 3.3V$
 Ch2 : $I_{OUT}, 1A/div, 100mA-3A$
 Ch2 rising time : $4\mu s$
 Ch2 falling time : $4\mu s$
 Time : $10\mu s/div$

Functional Description

Power-On-Reset

A Power-On-Reset circuit monitors input voltages at VCC pin to prevent wrong logic controls. The POR function initiates immediately by the inductor current with its limit after the supply voltage exceed firstly its threshold voltage after powering on.

Output Voltage Regulation

An error amplifier working with a temperature-compensated 1.235V reference. The error amplifier designed with high bandwidth and DC gain provides very fast transient response and less load regulation. It compares the reference with the feedback voltage and amplifies the difference in its output called error signal. The error signal feeds into the input terminal of PWM

comparator and compared with internal saw tooth wave. It generates a PWM control signal by the PWM comparator. The PWM signal feeds into the logic circuit and turns on or off the pass element. The Buck type output stage regulates the correct output voltage depends on the previous mechanism.

Current Limit

The APW1173 monitors the current flow through the pass element and limits the maximum output current to prevent damages during overload or short-circuit conditions.

Over-Voltage Protection (OVP)

The over voltage protection is realized by using an

Functional Description (Cont.)

Over-Voltage Protection (OVP) (Cont.)

internal comparator. The input of the OVP comparator connects to the feedback, that turns off the pass element when the OVP threshold is reached. This threshold is typically 25% higher than the feedback voltage

Thermal protection
The thermal protection function generates a control signal to shut off the APW1173. It prevents the damages caused by over heat situation. The thermal function was acted when the temperature of chip reaching 160°C. A hysteresis of the thermal protection function is approximately 30°C, in order to avoid pass element turns on and off immediately.

Voltage Feed Forward

The Voltage Feed Forward is acting when VCC goes higher than 10V. This will increase the upper bond of the internal sawtooth wave and results duty keeping constant. The change of the upper bond is linear and proportion with VCC.

Frequency Fold Back

The Frequency Fold Back function acts when both

the current limit function acting and VOUT dropping. This results the switching frequency decreased. In the practical application, when the load current increase big enough such that current limit occurring. In this situation, more load current cause the output voltage get away the regulatory point and begin dropping until it's limitation. In this time, the actual duty was very small in general. But the on time period limited by the minimum on time limitation of the control circuit. This on time limitation induce the load current runs away the limiting boundary. To prevent this drawback, the frequency fold back is used to ensure that load current was limited by the setup value.

Inhibit Function

The Inhibit function disables when the Inhibit voltage lower than 1.3V. APW1173 entered the standby mode with Inhibit voltage higher than 1.4V. The quiescent current in the standby mode is less than 100uA to saving power. If the Inhibit pin left floating, the Inhibit voltage will be pull up by internal current source.

Application Description

Input Capacitor

The APW1173 requires proper input capacitors to supply current surge during stepping load transients to prevent the input rail from dropping. Due to the wide range of input voltage, the input capacitor must be able to support the input operating voltage. Ultra-low-ESR capacitors, such as ceramic chip capacitors, are very good for the input capacitors. An aluminum electrolytic capacitor (>100μF, ESR<300mΩ) is recommended as the input capacitor. It is not neces-

sary to use low-ESR capacitors. More capacitance reduce the variations of the input voltage of VCC pin.

Inductor

Inductor is an important component in the application. In the switching regulator, energy stored in the inductor by magnetic field when the pass element conducting. This behavior cause the ripple current cycle by cycle, the ripple current flowing through the output capacitor induce the output ripple voltage. In general, the ripple

Application Description (Cont.)

Inductor (Cont.)

current is usually fixed at 20%~40% of maximum output current, that is 0.6A~1.2A with maximum output current equal 3A. The value of inductor can approximate by (1)

$$L = \frac{V_{IN} - V_{CE} - V_O}{\Delta I} T_{on} \quad (1)$$

Where V_{IN} is the input voltage, V_{CE} is the voltage across the pass element when it conduct, V_O is the output voltage, ΔI is the ripple current flowing through the inductor and T_{on} is the on period that determined by V_O and V_{IN} . The exact T_{on} can obtained by (2) and (3)

$$D = \frac{V_O + V_D}{V_{IN} - V_{CE} + V_D} \quad (2)$$

Where V_D is the forward voltage of the wheeling diode.

$$T_{on} = DT_s \quad (3)$$

Where T_s is the period of whole cycle. It equal $1/F_s$ where F_s is the switching frequency of APW1173. For example, $V_{IN}=12V$, $V_O=3.3V$, $V_D=0.7V$, $I_O=3A$, ripple current is $I_O(20\% \sim 40\%) = 0.6A \sim 1.2A$, $V_{CE} = 1.2V$, $F_s = 250KHz$

$$D = \frac{3.3V + 0.7V}{12V - 1.2V + 0.7V} = 34.78\% \quad \text{by (2)}$$

$$T_{on} = DT_s = 34.78\% \times 2\mu s = 0.696\mu s \quad \text{by (3)}$$

For the worst case ripple current equal 0.6A ~ 1.2A

$$L_1 = \frac{12V - 1.2V - 3.3V}{0.6A} 0.696\mu s = 8.7\mu H$$

for ripple current is 0.6A..... by (1)

$$L_2 = \frac{12V - 1.2V - 3.3V}{1.2A} 0.696\mu s = 4.35\mu H$$

for ripple current is 1.2A..... by (1)

Use the worst case to approximate the minimum value of inductor. In worst ripple current condition, smaller

dimension of inductor to save the board space. In other way, devote the performance by higher ripple current. If select a greater inductor, the ripple current will be smaller and a better performance is got. This tradeoff is an useful method to decide a better performance or a smaller inductor size.

Output Capacitor

The APW1173 requires a proper output capacitor to maintain stability and improve transient response over temperature and current. The output capacitor selection is dependent upon ESR (equivalent series resistance) and capacitance of the output capacitor over the operating temperature.

Consider the output ripple voltage that absorbed in the application. Output ripple voltage consist of two parts. It show as (4)

$$V_{ripple} = V_1 + V_2 \quad (4)$$

In previously, use the parameter ΔI to decide the value of the inductor. As the same manner, use the parameter ΔI to approximate the value of output capacitor.

The first part of output ripple voltage, V_1 , is related to the ESR of output capacitor. It show as (5)

$$V_1 = ESR \times \Delta I \quad (5)$$

The second part of output ripple voltage, V_2 , can calculated by (6)

$$V_2 = \frac{\Delta I}{8C} T_s \quad (6)$$

These two parameters determine the value of output ripple voltage and the efficiency. More output ripple voltage cause the efficiency decreased. The output ripple voltage means the energy loss in the ESR and the energy loss in the transition path while the energy stored and removed in the output capacitor. In other aspect, the ESR and the value of output capacitor gen

Application Description (Cont.)

Output Capacitor (Cont.)

erate a zero to provide a positive phase for control loop. This zero improved the stability without extra PID compensator, if the zero is lower enough.

Switch diode

APW1173 is a non-synchronous type buck regulator and needs a Schottky diode as the wheeling diode. This diode will conduct when the pass element turned off. Current flows through the diode in the conducted period, the order of the maximum peak current reaches few Amperes. The diode requires the ability to flow the great forward current. The peak forward current of the diode denote in the specification must great than 15A, and the conducting time in this situation must great than 8ms. 1N5818 is a suitable component.

Thermal Consideration

APW1173 is a switching regulator whose pass element inside, it have the ability to provide 3 Amperes. As show in the block diagram, the structure of the pass element consist of a NPN and a PNP transistors. The voltage across the pass element, V_{CE} , is about 0.8V to 1.3V in the light load to heavy load. The product of V_{CE} and I_L , where I_L is current flowing through the inductor, generate thermal cause the junction temperature increased. The thermal stream conduct via the thermal pad of SOP-8-P to the printed circuit board. The power dissipation of APW1173 can be approximated by (7)

$$P = (V_{CE} \times I_L \times D) + (V_{IN} \times I_L \times F_S)(T_R + T_F) \quad (7)$$


Where V_{CE} is the voltage across the pass element, I_L is the current flowing through the inductor, D is the duty. T_R and T_F are the transition time.

The wheeling diode is another thermal source. It's power dissipation approximated by (8)

$$P_D = V_D \times I_D \times (1 - D) \quad (8)$$

Where V_D is the forward voltage of the wheeling diode, I_D is current flowing through the wheeling diode when it conducting. In the PCB layout, usually place the wheeling diode near the APW1173, the power dissipation of wheeling diode will increase the ambient temperature and limit the maximum power dissipation of APW1173. These power dissipations are the major energy loss in the voltage conversion.

To improve the thermal resistance by increasing copper area is a suitable method. Design a copper area according to the following curve to improve the thermal resistance.



Frequency Compensation

In the Buck converter, there is a LPF (Low Pass Filter) in the output stage to filtering the switching noise. The LPF consist of an inductor and a capacitor. These two components generate the double poles in the frequency domain.


$$f_{natural} = \frac{1}{2p\sqrt{LC}} \quad (9)$$

Where L is the inductance of the LPF and C is the capacitance of the output capacitor. These double poles

Application Description (Cont.)

Frequency Compensation (Cont.)

cause the phase decrease rapidly at the natural frequency and lead the phase margin not enough to maintain the stable status. The stable issue improved by apply a zero in the frequency domain to increase the phase margin.



Adding a resistor and a capacitor at the COMP pin is the simplest way to generate a zero. The placement of the components is the show of Figure-1. The frequency of the zero is

$$f_{zero} = \frac{1}{2\pi R_{C1} C_{C1}} \quad (10)$$


The relation of the zero and the natural frequency is

$$f_{zero} = 0.8 \cdot f_{natural} \quad (11)$$

Locate the zero before the natural frequency to compensate the phase. The another capacitor Cc2 used to bypass the noise. In general

$$C_{C2} = \frac{1}{10} C_{C1} \quad (12)$$

In the other applications, use the ceramic capacitor as the output capacitor is very popular. Because the small dimension of the ceramic capacitor save the PCB (Printed Circuit Board) area, the low ESR(Equivalent Series Resistance) of the ceramic one decrease the power dissipation of the output capacitor. But the serious drawbacks of the ceramic one is the stable



Consider the Figure-2, find the transfer function H(s) as:

$$H(s) = \frac{SC_{OUT}(ESR) + 1}{S^2 LC_{OUT} + SC_{OUT}(ESR) + 1}$$

$$pole_{1,2} = \frac{1}{2\pi\sqrt{LC_{OUT}}}$$

$$zero_1 = \frac{1}{2\pi(ESR)C_{OUT}}$$

$$Q = \frac{1}{(ESR)} \sqrt{\frac{L}{C_{OUT}}}$$

The pole1 and pole2 are the conjugate roots of the denominator and the zero1 is the root of the numerator. Find the Q factor from the quadratic function and the description of Q factor as above.

The frequency response of the output stage show as Figure-3.




Figure-3

Application Description (Cont.)

Frequency Compensation (Cont.)

The problem is the phase nearly -180 degrees at the natural frequency especially in the high Q situation. If the Q factor is high, the phase decrease vary sharp at the location of the double poles. This problem leads the regulator oscillating when use ceramic one as the output capacitor without compensation. The purpose of the compensation is saving the phase. The manner is added additional zeros to achieve the goal. A zero have the ability that contribute the maximum phase of 90 degrees. According this characteristic, needs two zeros to compensate the phase loss. The PID compensator is good for this. It shows as Figure-4.




Figure-4

The transfer function $H(s)$ is

$$H(s) = \frac{(SC_2R_3 + 1)[SC_1(R_1 + R_2) + 1]}{S(SC_1R_2 + 1)[SC_2C_3R_3 + (C_2 + C_3)]}$$

$$zero_2 = \frac{1}{2p \cdot C_2 R_3}$$

$$zero_3 = \frac{1}{2p \cdot C_1 (R_1 + R_2)}$$

$$pole_3 = \frac{1}{2p \cdot C_1 R_2}$$

$$pole_4 = \frac{C_2 + C_3}{2p \cdot C_2 C_3 R_3}$$

The frequency response of the PID compensator presented as Figure-5:




Figure-5

The assumption is $10(zero_2) < zero_3$, $10(zero_3) < pole_3$, $10(pole_3) < pole_4$. In order to compensate the phase, place the two zeros closely and located before the natural frequency. In general

$$zero_2 \cong zero_3 = k \cdot pole_{1,2} \quad (11)$$

Where k is a constant, the value of k is almost 0.7 to 0.8.

The useful rules are:

- (1) Determine the value of C_2 , the value must smaller than 5nF to get fast response time.
- (2) Find R_3 by the equation

$$R_3 = (2p \cdot C_2 \cdot k \cdot pole_{1,2})^{-1}$$


- (3) Determine the value of C_1 from 470pF to 1uF. This range of C_1 is for reference.
- (4) The range of $pole_3$ is from 150KHz to 300KHz. Use this range to find the value of R_2 .
- (5) Find R_1 by the equation

$$R_1 = (2\pi \cdot C_1 \cdot k \cdot pole_{1,2})^{-1} - R_2$$

- (6) The location of $pole_4$ is 5 times $pole_3$. Use this result to find the value of R_3 .


Layout Consideration

1. Please solder the Exposed Pad on the PCB. The heat generated by the power consumption will conduct by the thermal pad.
2. Please place the input capacitors for VCC pin nearly as close as possible.
3. Connect the switching inductor and the Schottky diode and OUT pin by a wide track.
4. Place the output capacitor close to the inductor as possible and with a wide and short track.
5. The thermal pad is needed to improve the power dissipation.



Packaging Information

SOP-8-P pin (Reference JEDEC Registration MS-012)




Dim	Millimeters		Inches	
	Min.	Max.	Min.	Max.
A	1.35	1.75	0.053	0.069
A1	0	0.15	0	0.006
D	4.80	5.00	0.189	0.197
D1	3.00REF		0.118REF	
E	3.80	4.00	0.150	0.157
E1	2.60REF		0.102REF	
H	5.80	6.20	0.228	0.244
L	0.40	1.27	0.016	0.050
e1	0.33	0.51	0.013	0.020
e2	1.27BSC		0.50BSC	
φ 1	8°		8°	

Physical Specifications

Terminal Material	Solder-Plated Copper (Solder Material : 90/10 or 63/37 SnPb), 100%Sn
Lead Solderability	Meets EIA Specification RSI86-91, ANSI/J-STD-002 Category 3.

Reflow Condition (IR/Convection or VPR Reflow)



Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate (T_L to T_P)	3°C/second max.	3°C/second max.
Preheat		
- Temperature Min (T_{smin})	100°C	150°C
- Temperature Max (T_{smax})	150°C	200°C
- Time (min to max) (t_s)	60-120 seconds	60-180 seconds
Time maintained above:		
- Temperature (T_L)	183°C	217°C
- Time (t_L)	60-150 seconds	60-150 seconds
Peak/Classification Temperature (T_p)	See table 1	See table 2
Time within 5°C of actual Peak Temperature (t_p)	10-30 seconds	20-40 seconds
Ramp-down Rate	6°C/second max.	6°C/second max.
Time 25°C to Peak Temperature	6 minutes max.	8 minutes max.

Notes: All temperatures refer to topside of the package .Measured on the body surface.

Classification Reflow Profiles(Cont.)

Table 1. SnPb Eutectic Process – Package Peak Reflow Temperatures

Package Thickness	Volume mm ³ <350	Volume mm ³ ≥350
<2.5 mm	240 +0/-5°C	225 +0/-5°C
≥2.5 mm	225 +0/-5°C	225 +0/-5°C

Table 2. Pb-free Process – Package Classification Reflow Temperatures


Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 +0°C*	260 +0°C*	260 +0°C*
1.6 mm – 2.5 mm	260 +0°C*	250 +0°C*	245 +0°C*
≥2.5 mm	250 +0°C*	245 +0°C*	245 +0°C*

*Tolerance: The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature +0°C. For example 260°C+0°C) at the rated MSL level.


Reliability test program

Test item	Method	Description
SOLDERABILITY	MIL-STD-883D-2003	245°C , 5 SEC
HOLT	MIL-STD-883D-1005.7	1000 Hrs Bias @ 125 °C
PCT	JESD-22-B, A102	168 Hrs, 100 % RH , 121°C
TST	MIL-STD-883D-1011.9	-65°C ~ 150°C, 200 Cycles
ESD	MIL-STD-883D-3015.7	VHBM > 2KV, VMM > 200V
Latch-Up	JESD 78	10ms , I _{tr} > 100mA

Carrier Tape



Carrier Tape(Cont.)



Application	A	B	C	J	T1	T2	W	P	E
SOP-8-P	330±1	62 ± 1.5	12.75 + 0.15	2 + 0.5	12.4 +0.2	2± 0.2	12 + 0.3 - 0.1	8± 0.1	1.75± 0.1
Application	F	D	D1	Po	P1	Ao	Bo	Ko	t
SOP-8-P	5.5 ± 0.1	1.55±0.1	1.55+ 0.25	4.0 ± 0.1	2.0 ± 0.1	6.4 ± 0.1	5.2± 0.1	2.1± 0.1	0.3±0.013

(mm)

Cover Tape Dimensions

Application	Carrier Width	Cover Tape Width	Devices Per Reel
SOP- 8-P	12	9.3	2500

Customer Service

Anpec Electronics Corp.

Head Office :

5F, No. 2 Li-Hsin Road, SBIP,

Hsin-Chu, Taiwan, R.O.C.

Tel : 886-3-5642000

Fax : 886-3-5642050

Taipei Branch :

7F, No. 137, Lane 235, Pac Chiao Rd.,

Hsin Tien City, Taipei Hsien, Taiwan, R. O. C.

Tel : 886-2-89191368

Fax : 886-2-89191369