## austriamicrosystems

Serially Interfaced, 4-Digit LED Driver AS1105

## Key Features

Cost effective version of AS1100 functionality for applications up to 4-Digits
10MHz Serial Interface
Individual LED Segment Control
Decode/No-Decode Digit Selection
$20 \mu \mathrm{~A}$ Low-Power Shutdown (Data Retained)
Extremely low Operating Current 0.5 mA in open loop
Digital and Analog Brightness Control
Display Blanked on Power-Up
Drive Common-Cathode LED Display
Software Reset ${ }^{\square}$
Optional External clock
20 pin SO Packages

## General Description

The AS1105 is an LED driver for 7 segment numeric displays of up to 4 digits. The AS1105 can be programmed via a conventional 4 wire serial interface. It includes a BCD code-B decoder, a multiplex scan circuitry, segment and display drivers and a 32 Bit memory. The memory is used to store the LED settings, so that continuous reprogramming is not necessary.


[^0]Every individual segment can be addressed and updated separately. Only one external resistor is required to set the current through the LED display. Brightness can be controlled either in an analog or digital way. The user can choose the internal code-B decoder to display numeric digits or to address each segment directly. The AS1105 features an extremely low shutdown current of only $20 \mu \mathrm{~A}$. and an operational current of less than $500 \mu \mathrm{~A}$. The number of visible digits can be programmed as well. The AS1105 can be reset by software and an external clock can be used. Several test modes support easy debugging. AS1105 is offered in a 20 SOIC package.

## Applications

- Bar-Graph Displays
- Industrial Controllers
- Panel Meters
- LED Matrix Displays
- White Goods



## Absolute Maximum Ratings

| Voltage (with respect to GND) | -0.3 V to 6 V |
| :--- | :--- |
| VDD | -0.3 V to 6 V |
| DIN, CLK, LOAD | -0.3 V to (VDD +0.3 V ) |
| All Other Pins |  |
|  |  |
| Current | 500 mA |
| DIG0-DIG3 Sink Current | 100 mA |
| SEGA-G, DP Source Current |  |
|  |  |
| Continuous Power Dissipation (TA $=+85^{\circ} \mathrm{C}$ ) | 941 mW |
| Wide SO (derate $11.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) |  |
|  |  |
| Operating Temperature Ranges (Tmin to $\mathrm{T}_{\text {max }}$ ) | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| AS1105xL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| AS1105xE | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $+240^{\circ} \mathrm{C}$ |
| Package body temperature |  |

## Electrical Characteristics

(VDD $=5 \mathrm{~V}$, RSET $=9.53 \mathrm{k} \Omega \pm 1 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. )

| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Supply Voltage | VDD |  | 4.0 | 5.0 | 5.5 | V |
| Shutdown Supply Current | IDDsd | All digital inputs at VDD or GND, $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$ |  | 20 | 50 | $\mu \mathrm{A}$ |
|  |  | Rset $=$ open circuit |  |  | 500 | $\mu \mathrm{A}$ |
| Operating Supply Current | IDD | All segments and decimal point on, ISEG $=-$ 40 mA |  | 330 |  | mA |
| Display Scan Rate | fosc |  | 500 | 800 | 1300 | Hz |
| Digit Drive Sink Current | Idigit | $\mathrm{V}_{\text {OUt }}=0.65 \mathrm{~V}$ | 320 |  |  | mA |
| Segment Drive Source Current | Iseg | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {OUt }}=(\mathrm{VDD} \mathrm{-1V})$ | -30 | -40 | -45 | mA |
| Segment Drive Current Matching | $\Delta \mathrm{ISEG}$ |  |  | 3.0 |  | \% |
| Digit Drive Source Current | Idigit | Digit off, $\mathrm{V}_{\text {DIGIT }}=(\mathrm{VDD} \mathrm{-0.3V)}$ | -2 |  |  | mA |
| Segment Drive Sink Current | Iseg | Segment off, $\mathrm{V}_{\text {SEG }}=0.3 \mathrm{~V}$ | 5 |  |  | mA |
| Logic Inputs |  |  |  |  |  |  |
| Input Current DIN, CLK, LOAD | ІІн, IIL | V IN $=0 \mathrm{~V}$ or VDD | -1 |  | 1 | $\mu \mathrm{A}$ |
| Logic High Input Voltage | $\mathrm{V}_{\text {IH }}$ |  | 3.5 |  |  | V |

[^1]| Parameter | Symbol | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Low Input Voltage | VIL |  |  |  | 0.8 | V |
| Output High Voltage | Vor | DOUT, Isource $=-1 \mathrm{~mA}$ | VDD - 1 |  |  | V |
| Output Low Voltage | VoL | DOUT, $\mathrm{I}_{\text {SINK }}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| Hysteresis Voltage | VI | DIN, CLK, LOAD |  | 1 |  | V |
| Timing Characteristics |  |  |  |  |  |  |
| CLK Clock Period | tcp |  | 100 |  |  | ns |
| CLK Pulse Width High | $\mathrm{t}_{\mathrm{c}} \mathrm{H}$ |  | 50 |  |  | ns |
| CLK Pulse Width Low | tcı |  | 50 |  |  | ns |
| CLK Rise to LOAD Rise Hold Time | tcsh |  | 0 |  |  | ns |
| DIN Setup Time | tos |  | 25 |  |  | ns |
| DIN Hold Time | toh |  | 0 |  |  | ns |
| Output Data Propagation Delay | too | $\mathrm{ClOAD}^{\text {L }}$ 50pF |  |  | 25 | ns |
| LOAD Rising Edge to Next Clock Rising Edge | tıdek |  | 50 |  |  | ns |
| Minimum LOAD Pulse High | tcsw |  | 50 |  |  | ns |
| Data-to-Segment Delay | tospd |  |  |  | 2.25 | ms |

## Pin Description

| Pin | Name | Function |
| :--- | :--- | :--- |
| 1 | DOUT | Serial data output for cascading drivers. The output is valid after 16.5 clock cycles. The <br> output is never set to high impedance. |
| 2 | DIN | Data input. Data is programmed into the 16Bit shift register on the rising CLK edge |
| $3,8,5,6$ | DIG0-DIG3 | 4 digit driver lines that sink the current from the common cathode of the display. <br> In shutdown mode the AS1105 switches the outputs to VDD |
| 4,7 | GND | both GND pins must be connected |



Figure 1: Timing diagram

| D15 | D14 | D13 | D12 | D11 | D10 D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X |  | Address |  | MSB |  |  |  | ata |  |  |  |

Table 1: Serial data format (16 bits)

## Detailed Description

## Serial-Addressing Modes

Programming of the AS1105 is done via the 4 wire serial interface. A programming sequence consists of 16 -bit packages. The data is shifted into the internal 16 Bit register with the rising edge of the CLK signal. With the rising edge of the LOAD signal the data is latched into a digital or control register depending on the address. The LOAD signal must go to high after the $16^{\text {th }}$ rising clock edge. The LOAD signal can also come later but just before the next rising edge of CLK, otherwise data would be lost. The content of the internal shift register is applied 16.5 clock cycles later to the DOUT pin. The data is clocked out at the falling edge of CLK. The Bits of the 16Bitprogramming package are described in table 1. The first 4 Bits D15-D12 are "don't care, D11-D8 contain the address and D7-D0 contain the data. The first bit is D15, the most significant bit (MSB). The exact timing is given in figure 1.

## Digit and Control Registers

The AS1105 incorporates 12 registers, which are listed in Table 2. The digit and control registers are selected via the 4Bit address word. The 4 digit registers are realized with a

32bit memory. Each digit can be controlled directly without rewriting the whole contents. The control registers consist of decode mode, display intensity, number of scanned digits, shutdown, display test and reset/external clock register.

## Shutdown Mode

The AS1105 features a shutdown mode, where it consumes only $20 \mu \mathrm{~A}$ current. The shutdown mode is entered via a write to register OCh. Then all segment current sources are pulled to ground and all digit drivers are connected to VDD, so that nothing is displayed. All internal digit registers keep the programmed values. The shutdown mode can either be used for power saving or for generating a flashing display by repeatedly entering and leaving the shutdown mode. The AS1105 needs typically $250 \mu$ s to exit the shutdown mode. During shutdown the AS1105 is fully programmable. Only the display test function overrides the shutdown mode.

## Initial Power-Up

After powering up the system all register are reset, so that the display is blank. The AS1105 starts the shutdown mode. All registers should be programmed for normal operation. The default settings enable only scan of one digit, the internal decoder is disabled, data register and intensity register are set to the minimum value.

## Decode-Mode Register

In the AS1105 a BCD decoder is included. Every digit can be selected via register 09h to be decoded. The BCD code consists of the numbers $0-9, \mathrm{E}, \mathrm{H}, \mathrm{L}, \mathrm{P}$ and - . In register 09h a logic high enables the decoder for the appropriate digit. In case that the decoder is bypassed (logic low) the data Bits D7-D0 correspond to the segment lines of the AS1105. In table 4 some possible settings for register 09 h are shown. Bit D7, which corresponds to the decimal point, is not affected by the settings of the decoder. Logic high means that the decimal point is displayed. In table 5 the font of the Code B decoder is shown. In table 6 the correspondence of the register to the appropriate segments of a 7 segment display is shown (see figure 2)

## Intensity Control and Interdigit Blanking

Brightness of the display can be controlled in an analog way by changing the external resistor ( RSET ). The current, which flows between VDD and ISET, defines the current that flows through the LEDs. The LED current is 100 times the IsEt current. The minimum value of $\mathrm{R}_{\text {SET }}$ should be $9.53 \mathrm{k} \Omega$, which corresponds to 40 mA segment current. The brightness of the display can also be controlled digitally via register OAh. The brightness can be programmed in 16 steps and is shown in table 7. An internal pulse width modulator controls the intensity of the display.

## Scan-Limit Register

The scan limit register $0 B h$ selects the number of digits displayed. When all 4 digits are displayed the update frequency is typically 800 Hz . If the number of digits displayed is reduced, the update frequency is reduced as well. The frequency can be calculated using $8 f O S C / N$, where $N$ is the number of digits. Since the number of displayed digits influences the brightness, the resistor RSET
should be adjusted accordingly. Table 9 shows the maximum allowed current, when fewer than 4 digits are used. To avoid differences in brightness the scan limit register should not be used to blank portions of the display (leading zeros).

| Register | Address |  |  |  |  | Hex |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D15-D12 | D11 | D10 | D9 | D8 | Code |
| No-Op | X | 0 | 0 | 0 | 0 | 0xX0 |
| Digit 0 | $X$ | 0 | 0 | 0 | 1 | $0 \times \mathrm{X1}$ |
| Digit 1 | $X$ | 0 | 0 | 1 | 0 | $0 \times X 2$ |
| Digit 2 | $X$ | 0 | 0 | 1 | 1 | $0 \times \mathrm{X} 3$ |
| Digit 3 | X | 0 | 1 | 0 | 0 | 0xX4 |
| Decode Mode | X | 1 | 0 | 0 | 1 | 0xX9 |
| Intensity | X | 1 | 0 | 1 | 0 | 0xXA |
| Scan Limit | X | 1 | 0 | 1 | 1 | 0xXB |
| Shutdown | $X$ | 1 | 1 | 0 | 0 | 0xXC |
| Not used | X | 1 | 1 | 0 | 1 | OxXD |
| Reset and ext. Clock | X | 1 | 1 | 1 | 0 | 0xXE |
| Display <br> Test | X | 1 | 1 | 1 | 1 | 0xXF |

Table 2: Register address map

| Mode | Address Code |  |  | Register Data |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | (Hex) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Shutdown Mode | OxXC | X | X | X | $X$ | X | X | X | 0 |
| Normal Operation | OxXC | X | X | X | X | X | X | X | 1 |

Table 3: Shutdown register format (address (hex) $=0 \times X C$ )

| Decode Mode | Register Data |  |  |  |  |  |  |  | Hex Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| No decode for digits 4-0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 |
| Code B decode for digit 0 <br> No decode for digits 4-1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $0 \times 01$ |
| Code B decode for digits 3-0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0x0F |
| Code B decode for digits \||4-0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0xFF |

Table 4: Decode-mode register examples (address $($ hex $)=0 x X 9)$

| 7-Segment | Register Data |  |  |  |  |  | On Segments = 1 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Character | D7* | D6-D4 | D3 | D2 | D1 | D0 | DP* | A | B | C | D | E | F | G |
| 0 |  | X | 0 | 0 | 0 | 0 |  | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 |  | X | 0 | 0 | 0 | 1 |  | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 2 |  | X | 0 | 0 | 1 | 0 |  | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 3 |  | X | 0 | 0 | 1 | 1 |  | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 4 |  | X | 0 | 1 | 0 | 0 |  | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 5 |  | X | 0 | 1 | 0 | 1 |  | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 6 |  | X | 0 | 1 | 1 | 0 |  | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 7 |  | X | 0 | 1 | 1 | 1 |  | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 8 |  | X | 1 | 0 | 0 | 0 |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 9 |  | X | 1 | 0 | 0 | 1 |  | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| - |  | X | 1 | 0 | 1 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| E |  | X | 1 | 0 | 1 | 1 |  | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| H |  | X | 1 | 1 | 0 | 0 |  | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| L |  | X | 1 | 1 | 0 | 1 |  | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| P |  | X | 1 | 1 | 1 | 0 |  | 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| blank |  | X | 1 | 1 | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 5: Code B font
*The decimal point is set by bit $\mathrm{D} 7=1$

|  | Register Data |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| Corresponding <br> Segment Line | DP | A | B | C | D | E | F | G |  |

Table 6: No-decode mode data bits and corresponding segment lines


Figure 2: Standard 7-segment LED

## Duty Cycle D7 D6 D5 D4 D3 D2 D1 D0 Hex Code

| $1 / 32$ (min on) | $X$ | $X$ | $X$ | $X$ | 0 | 0 | 0 | 0 | $0 \times X 0$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $3 / 32$ | $X$ | $X$ | $X$ | $X$ | 0 | 0 | 0 | 1 | $0 \times X 1$ |
| $5 / 32$ | $X$ | $X$ | $X$ | $X$ | 0 | 0 | 1 | 0 | $0 \times X 2$ |
| $7 / 32$ | $X$ | $X$ | $X$ | $X$ | 0 | 0 | 1 | 1 | $0 \times X 3$ |
| $9 / 32$ | $X$ | $X$ | $X$ | $X$ | 0 | 1 | 0 | 0 | $0 \times X 4$ |
| $11 / 32$ | $X$ | $X$ | $X$ | $X$ | 0 | 1 | 0 | 1 | $0 \times X 5$ |
| $13 / 32$ | $X$ | $X$ | $X$ | $X$ | 0 | 1 | 1 | 0 | $0 \times X 6$ |
| $15 / 32$ | $X$ | $X$ | $X$ | $X$ | 0 | 1 | 1 | 1 | $0 \times X 7$ |
| $17 / 32$ | $X$ | $X$ | $X$ | $X$ | 1 | 0 | 0 | 0 | $0 \times X 8$ |
| $19 / 32$ | $X$ | $X$ | $X$ | $X$ | 1 | 0 | 0 | 1 | $0 \times X 9$ |
| $21 / 32$ | $X$ | $X$ | $X$ | $X$ | 1 | 0 | 1 | 0 | $0 \times X A$ |
| $23 / 32$ | $X$ | $X$ | $X$ | $X$ | 1 | 0 | 1 | 1 | $0 \times X B$ |
| $25 / 32$ | $X$ | $X$ | $X$ | $X$ | 1 | 1 | 0 | 0 | $0 \times X C$ |
| $27 / 32$ | $X$ | $X$ | $X$ | $X$ | 1 | 1 | 0 | 1 | $0 \times X D$ |
| $29 / 32$ | $X$ | $X$ | $X$ | $X$ | 1 | 1 | 1 | 0 | $0 \times X E$ |
| $31 / 32$ (max on) | $X$ | $X$ | $X$ | $X$ | 1 | 1 | 1 | 1 | $0 \times X F$ |

Table 7: Intensity register format (address (hex) $=0 \times \mathrm{XA}$ )

| Scan Limit | Register Data |  |  |  |  |  |  |  | Hex Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| Display digit 0 only | X | X | X | X | X | 0 | 0 | 0 | 0xX0 |
| Display digits 0 \& 1 | X | X | X | X | X | 0 | 0 | 1 | 0xX1 |
| Display digits 012 | X | X | X | X | X | 0 | 1 | 0 | 0xX2 |
| Display digits 0123 | X | X | X | X | X | 0 | 1 | 1 | 0xX3 |

Table 8: Scan-limit register format (address (hex) $=0 \times X B$ )

## Display Test Register

With the display test register OFh all LED can be tested. In the test mode all LEDs are switched on at maximum brightness (duty cycle 31/32). All programming of digit and control registers is maintained. The format of the register is given in table 10 .

| Number of <br> Digits <br> Displayed | Maximum <br> Segment Current <br> $(\mathrm{mA})$ |
| :--- | :--- |
| 1 | 10 |
| 2 | 20 |
| 3 | 30 |

Table 9: Maximum segment current for 1-, 2-, or 3-digit displays

| Mode | Register Data |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Normal Operation | X | X | X | X | X | X | X | 0 |
| Display Test Mode | X | X | X | X | X | X | X | 1 |

Table 10: Display-test register format (address (hex) $=0 \times X F$ )
Note: The AS1105 remains in display-test mode until the display-test register is reconfigured for normal operation.

## No-Op Register (Cascading of AS1105)

The no-operation register 00h is used when AS1105s are cascaded in order to support more than 4 digit displays. The cascading must be done in a way that all DOUT are connected to DIN of the following AS1105. The LOAD and CLK signals are connected to all devices. For a write operation for example to the fifth device the command must be followed by four no-operation commands.

When the LOAD signal finally goes to high all shift registers are latched. The first four devices have got no-operation commands and only the fifth device sees the intended command and updates its register.

## Reset and external Clock Register ${ }^{\text {B }}$

This register is addressed via the serial interface. It allows to switch the device to external clock mode (If D0=1 the CLK pin of the serial interface operates as system clock input.) and to apply an external reset (D1). This brings all registers (except reg. E) to default state. For standard operation the register contents should be " 00 h ".

| Mode | $\begin{gathered} \text { Address } \\ \text { code (hex) } \end{gathered}$ | Register Data |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Normal Operation, internal clock | 0xXE | X | X | X | X | X | X | 0 | 0 |
| Normal Operation, external clock | 0xXE | X | X | X | X | X | X | 0 | 1 |
| Reset state, internal clock | 0xXE | X | X | X | X | X | X | 1 | 0 |
| Reset state, external clock | 0xXE | X | X | X | X | X | X | 1 | 1 |

Table 11: Reset and external Clock register (address (hex) $=0 \times X E$ )

| IsEG (mA) | VLed (V) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{1 . 5}$ | $\mathbf{2 . 0}$ | $\mathbf{2 . 5}$ | $\mathbf{3 . 0}$ | $\mathbf{3 . 5}$ |  |
| 40 | 12.2 | 11.8 | 11.0 | 10.6 | 9.69 |  |
| 30 | 17.8 | 17.1 | 15.8 | 15.0 | 14.0 |  |
| 20 | 29.8 | 28.0 | 25.9 | 24.5 | 22.6 |  |
| 10 | 66.7 | 63.7 | 59.3 | 55.4 | 51.2 |  |

Table 12: RSET vs. segment current and LED forward voltage

[^2]
## Applications Information

## Supply Bypassing and Wiring

In order to achieve optimal performance the AS1105 shall be placed very close to the LED display to minimize effects of electromagnetic interference and wiring inductance. Furthermore it is recommended to connect a $10 \mu \mathrm{~F}$ electrolytic and a $0.1 \mu \mathrm{~F}$ ceramic capacitor between VDD and GND to avoid power supply ripple. Also, both GNDs must be connected to ground.

## Selecting Rset Resistor and Using External Drivers

The current through the segments is controlled via the external resistor Rset. Segment current is about 100 times the current in Iset. The right values for Iset are given in table 12. The maximum current the AS1105 can drive is 40 mA . If higher currents are needed, external drivers must be used. In that case it is no longer necessary that the AS1105 drives high currents. A recommended value for Rset is $47 \mathrm{k} \Omega$. In cases that the AS1105 only drives few digits table 9 specifies the maximum currents and $\mathrm{R}_{\text {SET }}$ must be set accordingly. Refer to absolute maximum ratings to calculate acceptable limits for ambient temperature, segment current, and the LED forward-voltage drop.

## 4x8 LED Dot Matrix Driver

The example in Figure 3 uses the AS1105 to drive an 4x8 LED dot matrix. The LED columns have common cathode and are connected to the DIG0-3 outputs. The rows are connected to the segment drivers. Each of the 32 LEDs can be addressed separately. The columns are selected via the digits as shown in Table 2. The decode mode register ( $0 x \mathrm{XX} 9$ ) has to be programmed to ' 00000000 ' as stated in Table 4. The single LEDs in a column can be addressed as stated in Table 6, where D0 corresponds to segment $G$ and $d /$ to segment DP. For a multiple digit dot matrix several AS1105 have to be cascaded.


Figure 3: Application example as LED dot matrix driver

## Cascading Drivers

The AS1105 can be cascaded as well. The DOUT pin must be connected to the DIN pin of the following AS1105.

| Package | Thermal Resistance $\left(\theta_{\mathrm{JA}}\right)$ |
| :--- | :--- |
| 20 Wide SO | $+85^{\circ} \mathrm{C} / \mathrm{W}$ |
| Maximum Junction Temperature $\left(\mathrm{T}_{\mathrm{J}}\right)=+150^{\circ} \mathrm{C}$ |  |
| Maximum Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)=+85^{\circ} \mathrm{C}$ |  |

Table 13: Package thermal resistance data

## Computing Power Dissipation

The upper limit for power dissipation (PD) for the AS1105 is determined from the following equation:

$$
P D=(V D D \times 0.5 m A)+\left(V D D-V_{\text {LED }}\right)\left(D U T Y \times I_{\text {SEG }} \times N\right)
$$

where:
VDD = supply voltage
DUTY = duty cycle set by intensity register
$N=$ number of segments driven (worst case is 4)
$V_{\text {Led }}=$ LED forward voltage
IsEG $=$ segment current set by Ret
Dissipation Example:
$I_{\text {SEG }}=40 \mathrm{~mA}, \mathrm{~N}=4$, DUTY $=31 / 32, \mathrm{~V}_{\text {LED }}=1.8 \mathrm{~V}$ at $40 \mathrm{~mA}, \mathrm{VDD}=5.25 \mathrm{~V}$
$P D=5.25 \mathrm{~V}(0.5 \mathrm{~mA})+(5.25 \mathrm{~V}-1.8 \mathrm{~V})(31 / 32 \times 40 \mathrm{~mA} \times 4)=0.54 \mathrm{~W}$
Thus, for a SO package $\theta_{J A}=+85^{\circ} \mathrm{C} / \mathrm{W}$ (from †able 13), the maximum allowed ambient temperature $\mathrm{T}_{\mathrm{A}}$ is given by:
$\mathrm{T}_{\mathrm{J}, \mathrm{MAX}}=\mathrm{T}_{\mathrm{A}}+\mathrm{PD} \times \theta_{\mathrm{JA}}=150^{\circ} \mathrm{C}=\mathrm{T}_{\mathrm{A}}+0.54 \mathrm{~W} \times 85^{\circ} \mathrm{C} / \mathrm{W}$.
where $T_{A}=+104^{\circ} \mathrm{C}$.

## Package Information





6 MAKIMLM DEE THIOKNESS ALLDVAZE 15 ARG.
 $14551-1950$
A. "T" 区 A RETEENCE DATUM.


## 




 - हEFEENCE DPL

A FDRNED LEADS SHOL BE PLANAR VITH RESPCCT TO
 IS DETIDU WH DEPENTS ON FSEMEM Y LOCATID

1L CONTRDLIMG DOHENSID INCHES



THIS TABLE IN MILLIMETERS

| $\frac{\mathrm{Y}}{7}$ | CDMMDN DIMENSIDN |  |  |  | NDTE | $\frac{3}{\text { D }}$ |  |  | $\frac{5}{N}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{4}$ |  |  |  | ${ }^{N_{0^{*}}}$ | VARIATIDNS |  |  |  |  |
|  | MIN, | NDM. | MAX |  |  | MIN, | NDM. | MAX, |  |
| A | 2.46 | 2.56 | 2.64 |  | AA | 10.21 | 10.34 | 10.46 | 16 |
| $\mathrm{A}_{1}$ | 0.127 | 0.22 | 0.29 |  | AB | 11.46 | 11.58 | 11.71 | 18 |
| $\mathrm{A}_{8}$ | 2.29 | 2.34 | 2.39 |  | AD | 12,70 | 12.83 | 12,95 | 20 |
| B | 0.35 | 0,41 | 0.48 |  | AI] | 15.29 | 15.42 | 15.54 | 24 |
| C | 0.23 | 0.25 | 0.32 |  | AE | 17.81 | 17.93 | 18,06 | 28 |
|  | SEE | VARIATI | UNS | 3 |  |  |  |  |  |
| E | 7.42 | 7.52 | 7.59 |  |  |  |  |  |  |
| E |  | 1.27 BSC |  |  |  |  |  |  |  |
| H | 10.16 | 10.31 | 10.41 |  |  |  |  |  |  |
| h | 0.25 | 0.33 | 0,41 |  |  |  |  |  |  |
|  | 0.61 | 0.81 | 1.02 |  |  |  |  |  |  |
| N | SEE | VARIATI | ONS | 5 |  |  |  |  |  |
| © | $0^{\circ}$ | $5{ }^{\circ}$ | $8^{\circ}$ |  |  |  |  |  |  |
| X | 2.16 | 2.36 | 2.54 |  |  |  |  |  |  |

Figure 4: SOIC-20 package dimensions


Figure 5: Segment driver capability


Figure 6: Segment Current versa RET

## Ordering Information

| Part | Temp Range | Pin <br> Package | Delivery <br> Form |
| :--- | :---: | :--- | :--- |
| AS1105WL | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Wide SO | Tubes |
| AS1105WE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ}$ | 24 Wide SO |  |
| AS1105WL-T | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Wide SO | T\&R |

## Contact

austriamicrosystems AG
A 8141 Schloss Premstätten, Austria
T. +43 (0) 31365000
F. +43 (0) 313652501
nfo@austriamicrosystems.com

## Copyright

Copyright © 2004 austriamicrosystems. Trademarks registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. To the best of its knowledge, austriamicrosystems asserts that the information contained in this publication is accurate and correct.

Austriamicrosystems reserves the right to change the circuitry and specifications without notice at any time.

[^3]
[^0]:    ${ }^{1}$ Software Reset and external clock are not supported by MAX7219

[^1]:    ${ }^{2}$ The reflow peak soldering temperature (body temperature) is specified according IPC/JEDEC J-STD-020B "Moisture/Reflow Sensitivity Classification for non-hermetic Solid State Surface Mount Devices".

[^2]:    ${ }^{3}$ This register is not used by MAX7219, since it does not support software reset and external clocks

[^3]:    ${ }^{4}$ Contact factory for availability

