

# AS1156/AS1154 Single/Dual LVDS Driver

Data Sheet

## 1 General Description

The AS1156/AS1154 is a Single/Dual Flow-Through LVDS (Low-Voltage Differential Signaling) Line Driver which accepts and converts LVTTTL/LVCMOS input levels into LVDS output signals. The device is perfect for low-power low-noise applications requiring high signaling rates and reduced EMI emissions.

The device is guaranteed to transmit data at speeds up to 800Mbps (400MHz) over controlled impedance media of approximately 100Ω. Supported transmission media are PCB traces, backplanes, and cables.

The AS1156 is a single LVDS transmitter, and the AS1154 is a dual LVDS transmitter.

Outputs conform to the *ANSI TIA/EIA-644 LVDS* standards. Flow-through pinout simplifies PC board layout and reduces crosstalk by separating the LVTTTL/LVCMOS inputs and LVDS outputs.

The AS1156/AS1154 operates from a single +3.3V supply and is specified for operation from -40 to +85°C.


## 2 Key Features

- Flow-Through Pinout
- Guaranteed 800Mbps Data Rate
- 250ps Pulse Skew (Max)
- Conforms to *ANSI TIA/EIA-644 LVDS* Standards
- Single +3.3V Supply
- Operating Temperature Range: -40 to +85°C
- 8-Pin SOIC Package

## 3 Applications

Digital Copiers, Laser Printers, Cellular Phone Base Stations, Add/Drop Muxes, Digital Cross-Connects, DSLAMs, Network Switches/Routers, Backplane Interconnect, Clock Distribution Computers, Intelligent Instruments, Controllers, Critical Microprocessors and Microcontrollers, Power Monitoring, and Portable/Battery-Powered Equipment.


Figure 1. Block Diagram



## 4 Pinout

### Pin Assignments

Figure 2. AS1156/AS1154 Pin Assignments (Top View)



### Pin Descriptions

Table 1. AS1156/AS1154 Pin Descriptions

Pin Number		Pin Name	Description
AS1154	AS1156		
1	1	Vcc	<b>Power Supply Input.</b> Bypass Vcc to GND with 0.1µF and 0.001µF ceramic capacitors.
2	2	IN1	<b>LVTTTL/LVCMOS Driver Input</b>
3		IN2	<b>LVTTTL/LVCMOS Driver Input</b>
4	4	GND	<b>Ground</b>
5		OUT2-	<b>Inverting LVDS Driver Output</b>
6		OUT2+	<b>Noninverting LVDS Driver Output</b>
7	7	OUT1+	<b>Noninverting LVDS Driver Output</b>
8	8	OUT1-	<b>Inverting LVDS Driver Output</b>
	3, 5, 6	N/C	<b>Not connected</b>

## 5 Absolute Maximum Ratings

Stresses beyond those listed in Table 2 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute Maximum Ratings

Parameter	Limits	Units	Notes
V <sub>CC</sub> to GND	-0.3 to +5.0	V	
IN <sub>x</sub> , EN, EN <sub>n</sub> to GND	-0.3 to (V <sub>CC</sub> + 0.3)	V	
OUT <sub>x+</sub> , OUT <sub>x-</sub> to GND	-0.3 to +5	V	
Short Circuit Duration (OUT <sub>x+</sub> , OUT <sub>x-</sub> )	Continuous		
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	755	mW	Derate 9.4mW/°C Above +70°C
Storage Temperature Range	-65 to +150	°C	
Maximum Junction Temperature	+150	°C	
Operating Temperature Range	-40 to +85	°C	
Package Body Temperature	260	°C	The reflow peak soldering temperature (body temperature) specified is in compliance with IPC/JEDEC J-STD-020C "Moisture/ Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices".
ESD Protection	±4	kV	Human Body Model, IN <sub>x</sub> , OUT <sub>x+</sub> , OUT <sub>x-</sub>

## 6 Electrical Characteristics

### DC Electrical Characteristics

( $V_{CC} = +3.0$  to  $+3.6V$ ,  $T_A = -40$  to  $+85^\circ C$ ,  $R_L = 100\Omega \pm 1\%$ )

Typical values are at  $V_{CC} = +3.3V$ ,  $T_A = +25^\circ C$ , Unless Otherwise Noted.)<sup>1</sup>

Table 3. DC Electrical Characteristics

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
<b>LVDS Output (OUTx+, OUTx-)</b>						
Differential Output Voltage	V <sub>OD</sub>	Figure 21 on page 11	250	355	450	mV
Change in Magnitude of V <sub>OD</sub> Between Complementary Output States	$\Delta V_{OD}$	Figure 21 on page 11		1	35	mV
Offset Voltage	V <sub>OS</sub>	Figure 21 on page 11	1.125	1.25	1.375	V
Change in Magnitude of V <sub>OS</sub> Between Complementary Output States	$\Delta V_{OS}$	Figure 21 on page 11		4	25	mV
Output High Voltage	V <sub>OH</sub>				1.6	V
Output Low Voltage	V <sub>OL</sub>		0.90			V
Differential Output Short-Circuit Current <sup>2</sup>	I <sub>OSD</sub>	V <sub>OD</sub> = 0V			-9	mA
Output Short-Circuit Current	I <sub>OS</sub>	OUTx+ = 0V at INx = V <sub>CC</sub> or OUTx- = 0V at INx = 0V		-3.7	-9	mA
Power-Off Output Current	I <sub>OFF</sub>	V <sub>CC</sub> = 0V or open, OUTx+ = 0V or 3.6V OUTx- = 0V or 3.6V, R <sub>L</sub> = $\infty$	-20		20	$\mu A$
<b>Inputs (INx)</b>						
High-Level Input Voltage	V <sub>IH</sub>		2.0		V <sub>CC</sub>	V
Low-Level Input Voltage	V <sub>IL</sub>		GND		0.8	V
Input Current	I <sub>IN</sub>	INx = 0V or V <sub>CC</sub>	-20		20	$\mu A$
<b>Supply Current</b>						
No-Load Supply Current	I <sub>CC</sub>	R <sub>L</sub> = $\infty$ , INx = V <sub>CC</sub> or 0V for all channels		2	3.5	mA
Loaded Supply Current	I <sub>CCL</sub>	R <sub>L</sub> = 100 $\Omega$ , INx = V <sub>CC</sub> or 0V for all channels, AS1156		5.5	7.5	mA
		R <sub>L</sub> = 100 $\Omega$ , INx = V <sub>CC</sub> or 0V for all channels, AS1154		8.5	12	mA

#### Notes:

1. Currents into the device are positive, and current out of the device is negative. All voltages are referenced to ground except V<sub>OD</sub>.
2. Guaranteed by correlation data.

## Switching Characteristics

( $V_{CC} = +3.0$  to  $+3.6V$ ,  $R_L = 100\Omega \pm 1\%$ ,  $C_L = 2.5pF$  (differential),  $T_A = -40$  to  $+85^\circ C$   
 Typical values are at  $V_{CC} = +3.3V$ ,  $T_A = +25^\circ C$ , Unless Otherwise Noted.) 1, 2, 3, 10

Table 4. Switching Characteristics

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Differential Propagation Delay, High-to-Low	tPHLD	Figure 20 on page 11 and Figure 21 on page 11	1.1	1.268	1.5	ns
Differential Propagation Delay, Low-to-High	tPLHD	Figure 20 on page 11 and Figure 21 on page 11	1.1	1.267	1.5	ns
Differential Pulse Skew <sup>4</sup>	tSKD1	Figure 20 on page 11 and Figure 21 on page 11		90	200	ps
Differential Channel-to-Channel Skew <sup>5</sup>	tSKD2	Figure 20 on page 11 and Figure 21 on page 11		110	250	ps
Differential Part-to-Part Skew <sup>6</sup>	tSKD3	Figure 20 on page 11 and Figure 21 on page 11			750	ps
Differential Part-to-Part Skew <sup>7</sup>	tSKD4	Figure 20 on page 11 and Figure 21 on page 11			900	ps
Rise Time	tTLH	Figure 20 on page 11 and Figure 21 on page 11	200	356	800	ps
Fall Time	tTHL	Figure 20 on page 11 and Figure 21 on page 11	200	352	800	ps
Maximum Operating Frequency <sup>8, 9</sup>	fMAX		400			MHz

### Notes:

- Parameters are guaranteed by design and characterization.
- $C_L$  includes probe and jig capacitance.
- Signal generator conditions for dynamic tests:  $V_{OL} = 0$ ,  $V_{OH} = 2.4V$ ,  $f = 100MHz$ , 50% duty cycle,  $R_O = 50\Omega$ ,  $t_R \leq 1ns$ ,  $t_F \leq 1ns$  (0 to 100%).
- tSKD1 is the magnitude difference of differential propagation delay.  $tSKD1 = |tPHLD - tPLHD|$ .
- tSKD2 is the magnitude difference of tPHLD or tPLHD of one channel to the tPHLD or tPLHD of another channel on the same device.
- tSKD3 is the magnitude difference of any differential propagation delays between devices at the same  $V_{CC}$  and within  $5^\circ C$  of each other.
- tSKD4 is the magnitude difference of any differential propagation delays between devices operating over the rated supply and temperature ranges.
- fMAX signal generator conditions:  $V_{OL} = 0$ ,  $V_{OH} = 2.4V$ , 50% duty cycle,  $R_O = 50\Omega$ ,  $t_R \leq 1ns$ ,  $t_F \leq 1ns$  (0 to 100%).
- Transmitter output criteria: duty cycle = 45 to 55%,  $V_{OD} \geq 250mV$ .
- For optimum performance matched circuits should be used.

## 7 Typical Operating Characteristics

VCC = +3.3V, CLOAD = 2.5pF (differential), Freq = 20MHz, Tamb = +25°C, unless otherwise noted

Figure 3. Transition Time vs. VCC




Figure 4. Transition Time vs. Temperature




Figure 5. Differential Pulse Skew vs. VCC




Figure 6. Pulse Skew vs. Temperature




Figure 7. Differential Propagation Delay vs. VCC;




Figure 8. Differential Propagation Delay vs. Temp.




Figure 9. Differential Output Voltage vs. Vcc




Figure 10. Differential Output Voltage vs. Frequency




Figure 11. Offset Voltage vs. Vcc




Figure 12. Offset Voltage vs. Frequency




Figure 13. Output Voltage vs. Vcc;




Figure 14. Output Voltage vs. Load Resistance;




Figure 15.  $I_{cc}$  vs.  $V_{cc}$




Figure 16.  $I_{cc}$  vs. Temperature;




Figure 17. Short Circuit Current vs.  $V_{cc}$





Figure 18.  $I_{cc}$  vs. Frequency





## 8 Detailed Description

### LVDS Interface

The LVDS interface standard is a signaling method intended for point-to-point communication over a controlled-impedance medium as defined by the *ANSI/TIA/EIA-644* and *IEEE 1596.3* standards. The LVDS standard uses a lower voltage swing than other common communication standards, achieving higher data rates with reduced power consumption while reducing EMI emissions and system susceptibility to noise.

The AS1156/AS1154 is an 800Mbps single/dual differential LVDS driver that is designed for high-speed, point-to-point, low-power applications. This device accepts LVTTTL/LVCMOS input levels and translates them to LVDS output signals.

The AS1156/AS1154 generates a 2.5mA to 4.5mA output current using a current-steering configuration. This current steering approach induces less ground bounce and no shoot-through current, enhancing noise margin and system speed performance. The driver outputs are short-circuit current limited, and enter a high-impedance state when the device is not powered or is disabled.

The current-steering architecture of the AS1156/AS1154 requires a resistive load to terminate the signal and complete the transmission loop. Because the device switches current and not voltage, the actual output voltage swing is determined by the value of the termination resistor at the input of an LVDS receiver (AS1157, AS1158). Logic states are determined by the direction of current flow through the termination resistor.

With a typical 3.7mA output current, the AS1156/AS1154 produces an output voltage of 370mV when driving a 100Ω load.

### Termination

Because the AS1156/AS1154 is a current-steering device, no output voltage will be generated without a termination resistor. The termination resistors should match the differential impedance of the transmission line. Output voltage levels depend upon the value of the termination resistor.


The AS1156/AS1154 is optimized for point-to-point interface with 100Ω termination resistors at the receiver inputs. Termination resistance values may range between 90 and 132Ω, depending on the characteristic impedance of the transmission medium.

## 9 Applications

Table 5. Function Table

Input	Output	
	OUT <sub>x+</sub>	OUT <sub>x-</sub>
L	L	H
H	H	L
0.8V < V <sub>INx</sub> < 2.0V	Undetermined	Undetermined

Figure 19. Typical Application Circuit



### Power-Supply Bypassing

To bypass VCC, use high-frequency surface-mount ceramic 0.1µF and 0.001µF capacitors in parallel as close to the device as possible, with the smaller valued capacitor closest to pin VCC.

### Differential Traces

Input trace characteristics can adversely affect the performance of the AS1156/AS1154.

- Use controlled-impedance PC board traces to match the cable characteristic impedance. The termination resistor is also matched to this characteristic impedance.
- Eliminate reflections and ensure that noise couples as common mode by running the differential traces near each other.
- Reduce skew by using matched trace lengths. Tight skew control is required to minimize emissions and proper data recovery of the devices.
- Route each channel's differential signals very close to each other for optimal cancellation of their respective external magnetic fields. Use a constant distance between the differential traces to avoid irregularities in differential impedance.
- Avoid 90° turns (use two 45° turns).
- Minimize the number of vias to further prevent impedance irregularities.

### Cables and Connectors

Supported transmission media include printed circuit board traces, backplanes, and cables.

- Use cables and connectors with matched differential impedance (typically 100Ω) to minimize impedance mismatches.
- Balanced cables such as twisted pair offer superior signal quality and tend to generate less EMI due to magnetic field canceling effects. Balanced cables pick up noise as common mode, which is rejected by the LVDS receiver.
- Avoid the use of unbalanced cables such as ribbon cable or simple coaxial cable.

## Board Layout

The device should be placed as close to the interface connector as possible to minimize LVDS trace length.

- Keep the LVDS and any other digital signals separated from each other to reduce crosstalk.
- Use a four-layer PC board that provides separate power, ground, LVDS signals, and input signals.
- Isolate the input LVDS signals from each other and the output LVCMOS/LVTTL signals from each other to prevent coupling.
- Separate the input LVDS signals from the output signals planes with the power and ground planes for best results.

Figure 20. Driver Propagation Delay and Transition Time Waveforms




Figure 21. Driver Propagation Delay and Transition Time Test Circuit






Figure 22. Driver  $V_{od}$  and  $V_{os}$  Test Circuit



## 10 Package Drawings and Markings

The AS1156/AS1154 is available in a 8-pin SOIC package.

Figure 23. 8-pin SOIC Package



**Notes:**

- Lead coplanarity should be 0 to 0.10mm (.004") max.
- Package surface finishing:
  - Top, matte (charmillis #18-30)
  - All sides, matte (charmillis +18-30)
  - Bottom, smooth or matte (charmillis +18-30)
- All dimensions excluding mold flashes and end flash from the package body shall not exceed 0.25mm (.010") per side.
- Details of pin #1 mark are optional but must be located within the area indicated.

Symbol	Min	Max
A	1.52	1.72
A1	0.10	0.25
A2	1.37	1.57
B	0.36	0.46
C	0.19	0.25
D	4.80	4.98
E	3.81	3.99
e	1.27BSC	
H	5.80	6.20
h	0.25	0.50
L	0.41	1.27
$\alpha$	0°	8°
ZD	0.53REF	

## 11 Ordering Information

Part Number	Description	Delivery Form	Package
AS1156-BSOU	Single Channel LVDS Line Driver	Tubes	SOIC-8
AS1156-BSOT	Single Channel LVDS Line Driver	Tape and Reel	SOIC-8
AS1154-BSOU	Dual Channel LVDS Line Driver	Tubes	SOIC-8
AS1154-BSOT	Dual Channel LVDS Line Driver	Tape and Reel	SOIC-8

## Copyrights

Copyright © 1997-2008, austriamicrosystems AG, Schloss Premstaetten, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

## Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.



## Contact Information

### Headquarters

austriamicrosystems AG  
A-8141 Schloss Premstaetten, Austria

Tel: +43 (0) 3136 500 0

Fax: +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit:

<http://www.austriamicrosystems.com/contact>