

REVISION HISTORY

AS6C3216A-55TIN 48pin-TSOP I PACKAGE

Revision	Details	Date
Rev 1.0	Initial Issue	Mar. 2017

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211 Alliance Memory Inc. reserves the right to change products or specification without notice



FEATURES

- Fast access time : 55ns
- Low power consumption: Operating current : 12mA (TYP.) Standby current : 8μA(TYP.) SL-version
- Single 2.7V ~ 3.6V power supply
- All inputs and outputs TTL compatible
- Fully static operation
- Tri-state output
- Data byte control :
 - (i) BYTE# fixed to V_{CC} DQ0 ~ DQ7 controlled by LB#, DQ8 ~ DQ15 controlled by UB#.
 (ii) BYTE# fixed to V_{SS} DQ15 used as address pin, while DQ8~DQ14 pins not used.
- Data retention voltage : 1.2V (MIN.)
- ROHS COMPLIANT
- Package : 48-pin 12mm x 20mm TSOP I

GENERAL DESCRIPTION

The AS6C3216A-55TIN is a 33,554,432-bit low power CMOS static random access memory organized as 2,097,152 words by 16 bits or 4,194,304 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The AS6C3216A-55TIN is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application.

The AS6C3216A-55TIN operates from a single power supply of 2.7V \sim 3.6V and all inputs and outputs are fully TTL compatible

PRODUCT FAMILY


Product	Operating		Speed	Power Dissipation		
Family	Temperature	V _{cc} Range	Speed	Standby(I _{SB1} ,TYP.)	Operating(I _{CC} ,TYP.)	
AS6C3216A-55TIN	-40 ~ 85° ℃	2.7 ~ 3.6V	55ns	8μΑ	12mA	

ORDERING INFORMATION

Package Type	Access Time (Speed)(ns)	Power Type	Temperature Range(°C)	Packing Type	Alliance Memory Part Number
48-pin TSOP I		Special Ultra		Tray	AS6C3216A-55TIN
(12mm x 20mm)	55	Low Power	-40°C~85°C	Tape Reel	AS6C3216A-55TINTR




FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 – A20	Address Inputs(word mode)
A-1 – A20	Address Inputs(byte mode)
DQ0 – DQ15	Data Inputs/Outputs
CE#, CE2	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower Byte Control
UB#	Upper Byte Control
BYTE#	Byte Enable
V _{cc}	Power Supply
V _{SS}	Ground

PIN CONFIGURATION





ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on V_{CC} relative to V_{SS}	V _{T1}	-0.5 to 4.6	V
Voltage on any other pin relative to V_{SS}	V _{T2}	-0.5 to Vcc+0.5	V
Operating Temperature	T _A	-40 to 85(I grade)	°C
Storage Temperature	T _{STG}	-65 to 150	°C
Power Dissipation	PD	1	W
DC Output Current	I _{OUT}	50	mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE#	CE2 BYTE#		BYTE# OE# WE# LE		LB#	UB#	I/C	SUPPLY		
MODE	CE#	GEZ	DIIC#	OE#			06#	DQ0-DQ7	DQ8-DQ14	DQ15	CURRENT
	Н	Х	Х	Х	Х	Х	Х	High – Z	High – Z	High – Z	
Standby	Х	L	Х	Х	Х	Х	Х	High – Z	High – Z	High – Z	I _{SB1}
	Х	Х	Н	Х	Х	Н	Н	High – Z	High – Z	High – Z	
Output	Г	Н	Н	Н	Н	L	Х	High – Z	High – Z	High – Z	
Disable	L	Н	н	Н	Н	Х	L	High – Z	High – Z	High – Z	I _{CC} ,I _{CC1}
Disable	L	Н	L	Н	Н	L	L	High – Z	High – Z	A-1	
	L	Н	Н	L	Н	L	Н	D _{OUT}	High – Z	High – Z	
Read	L	Н	Н	L	Н	Н	L	High – Z	D _{OUT}	D _{OUT}	I _{CC} ,I _{CC1}
	L	Н	Н	L	Н	L	L	D _{OUT}	D _{OUT}	D _{OUT}	
	Г	Н	Н	Х	L	L	Н	D _{IN}	High – Z	High – Z	
Write	L	Н	н	Х	L	Н	L	High – Z	D _{IN}	D _{IN}	I _{CC} ,I _{CC1}
	L	Н	Н	Х	L	L	L	D _{IN}	D _{IN}	D _{IN}	
Byte# Read	L	Н	L	L	Н	L	L	D _{OUT}	High – Z	A-1	I _{CC} ,I _{CC1}
Byte # Write	L	Н	L	Х	L	L	L	D _{IN}	High – Z	A-1	I _{CC} ,I _{CC1}

Note: $H = V_{IH}$, $L = V_{IL}$, X = Don't care.



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP. *4	MAX.	UNIT
Supply Voltage	V _{CC}		2.7	3.0	3.6	V
Input High Voltage	V _{IH} *1		2.2	-	V _{CC} +0.3	V
Input Low Voltage	V_{IL}^{*2}		- 0.2	-	0.6	V
Input Leakage Current	l _{LI}	$V_{CC} \ge V_{IN} \ge V_{SS}$	- 1	-	1	μA
Output Leakage Current	I _{LO}	V _{CC} ≧V _{OUT} ≧V _{SS} Output Disabled	- 1	-	1	μA
Output High Voltage	V _{OH}	I _{OH} = -1mA	2.2	2.7	-	V
Output Low Voltage	V _{OL}	I _{OL} = 2mA	-	-	0.4	V
	I _{cc}	$\begin{array}{l} \mbox{Cycle time = Min.} \\ \mbox{CE\#} &\leq 0.2V \mbox{ and CE2} &\geq V_{CC}\mbox{-}0.2V \\ \mbox{I}_{I/O} &= 0\mbox{mA} \\ \mbox{Other pins at } 0.2V \mbox{ or } V_{CC}\mbox{-}0.2V \end{array}$	-	12	20	mA
Power supply Current	I _{CC1}	$\begin{array}{l} \mbox{Cycle time = 1} \mbox{μs$} \\ \mbox{CE\# \leq 0.2V$ and CE2 \geq V_{cc}-0.2V$} \\ \mbox{$I_{I/O}$ = 0mA$} \\ \mbox{Other pins at 0.2V or V_{cc}-0.2V$} \end{array}$	-	3	5	mA
Standby Power		CE# ≧V _{CC} -0.2V or CE2≦0.2V	-	8	18	μA ^{*5}
Supply Voltage nput High Voltage nput Low Voltage nput Leakage Curren Output Leakage Current Output High Voltage Output Low Voltage	I _{SB1}	Other pins at 0.2V or V _{cc} -0.2V	-	-	50	μA ^{*6}

Notes:

1. $V_{IH(max)}$ = V_{CC} + 2.0V for pulse width less than 6ns.

2. $V_{IL(min)} = V_{SS} - 2.0V$ for pulse width less than 6ns.

3. Over/Undershoot specifications are characterized on engineering evaluation stage, not for mass production test.

4. Typical values, measured at V_{CC} = V_{CC}(TYP.) and T_A = 25°C, are included for reference only and are not guaranteed or tested.

5. This parameter is measured at V_{cc} =3.0V.

6. This parameter is measured at T_A = $70^\circ\!\mathrm{C}$

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	C _{IN}	-	8	pF
Input/Output Capacitance	CI/O	-	8	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0.2V to V _{CC} - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 30pF + 1TTL, I_{OH}/I_{OL} = -1mA/2mA$



AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

PARAMETER	SYM.	AS6C321	6A-55TIN	UNIT
		MIN.	MAX.	
Read Cycle Time	t _{RC}	55	-	ns
Address Access Time	t _{AA}	-	55	ns
Chip Enable Access Time	t _{ACE}	-	55	ns
Output Enable Access Time	t _{OE}	-	30	ns
Chip Enable to Output in Low-Z	t _{CLZ} *	10	-	ns
Output Enable to Output in Low-Z	t _{oLZ} *	5	-	ns
Chip Disable to Output in High-Z	t _{CHZ} *	-	20	ns
Output Disable to Output in High-Z	t _{онz} *	-	20	ns
Output Hold from Address Change	t _{он}	10	-	ns
LB#, UB# Access Time	t _{BA}	-	55	ns
LB#, UB# to High-Z Output	t _{BHZ} *	-	20	ns
LB#, UB# to Low-Z Output	t _{BLZ} *	10	-	ns

(2) WRITE CYCLE


PARAMETER	SYM.	AS6C321	6A-55TIN	UNIT
		MIN.	MAX.	
Write Cycle Time	t _{wc}	55	-	ns
Address Valid to End of Write	t _{AW}	50	-	ns
Chip Enable to End of Write	t _{CW}	50	-	ns
Address Set-up Time	t _{AS}	0	-	ns
Write Pulse Width	t _{WP}	45	-	ns
Write Recovery Time	t _{WR}	0	-	ns
Data to Write Time Overlap	t _{DW}	25	-	ns
Data Hold from End of Write Time	t _{DH}	0	-	ns
Output Active from End of Write	t _{ow} *	5	-	ns
Write to Output in High-Z	t _{WHZ} *	-	20	ns
LB#, UB# Valid to End of Write	t _{BW}	50	-	ns

*These parameters are guaranteed by device characterization, but not production tested.




TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)



Notes :

1.WE# is high for read cycle.

2.Device is continuously selected OE# = low, CE# = low, CE2 = high, LB# or UB# = low.


3.Address must be valid prior to or coincident with CE# = low, CE2 = high, LB# or UB# = low transition; otherwise t_{AA} is the limiting parameter.


 $4.t_{CLZ}$, t_{BLZ} , t_{OLZ} , t_{CHZ} , t_{BHZ} and t_{OHZ} are specified with C_L = 5pF. Transition is measured ±500mV from steady state.

5.At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} , t_{BHZ} is less than t_{BLZ} , t_{OHZ} is less than t_{OLZ} .




WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)







WRITE CYCLE 3 (LB#,UB# Controlled) (1,4,5)



Notes :

1.A write occurs during the overlap of a low CE#, high CE2, low WE#, LB# or UB# = low.

2. During a WE# controlled write cycle with OE# low, twp must be greater than twHz + tow to allow the drivers to turn off and data to be placed on the bus.

3.During this period, I/O pins are in the output state, and input signals must not be applied.

4. If the CE#, LB#, UB# low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.

5.tow and twHz are specified with $C_L = 5pF$. Transition is measured $\pm 500mV$ from steady state.




DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
V _{CC} for Data Retention	V_{DR}	$CE# \ge V_{CC} - 0.2V$ or $CE2 \le 0.2V$	1.2	-	3.6	V
Data Retention Current	1	$V_{CC} = 1.2V$ CE# $\geq V_{CC}$ -0.2V or CE2 $\leq 0.2V$		6.5	16	μA
	I _{DR}	other pins at 0.2V or V_{CC} -0.2V	-	-	3.6	μA
Chip Disable to Data Retention Time	t _{CDR}	See Data Retention Waveforms (below)	0	-	-	ns
Recovery Time	t _R		t _{RC*}	-	-	ns


 t_{RC^*} = Read Cycle Time

DATA RETENTION WAVEFORM


Low Vcc Data Retention Waveform (1) (CE# controlled)



Low Vcc Data Retention Waveform (2) (CE2 controlled)




Low Vcc Data Retention Waveform (3) (LB#, UB# controlled)





PACKAGE OUTLINE DIMENSION

48-pin 12mm x 20mm TSOP I Package Outline Dimension



····· ····· · · · · · · · · · · · · ·							
SYMBOLS	MIN.	NOM.	MAX				
A	-	-	1.20				
A1	0.05	-	0.15				
A2	0.95	1.00	1.05				
Ь	0.17	0.22	0.27				
с	0.10	-	0.21				
D	19.80	20.00	20.20				
01	18.30	18.40	18.50				
Е	11.90	12.00	12.10				
Ð	0.50 BASIC						
L	0.50	0.60	0.70				
L1	_	0.80	-				
Y	_	-	0.10				
8	D.	_	5"				
	A A1 A2 b c C 0 0 0 1 E E E E L L L 1 Y	A - A1 0.05 A2 0.95 b 0.17 c 0.10 D 19.80 D1 18.30 E 11.90 G 0.50 L1 - Y -	A - - A1 0.05 - A2 0.95 1.00 b 0.17 0.22 c 0.10 - D 19.80 20.00 D1 18.30 18.40 E 11.90 12.00 e 0.50 BASI L 0.50 0.60 L1 - 0.80 Y - -				

VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

NOTES:

1 JEDEC OUTLINE : MO-142 DD

- 2.PROFILE TOLERANCE ZONES FOR DI AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTOLISION ON E LE 0.15 pp. DED SING AND ON DI
- PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE. S DALENERY & DOES NOT INCLUDE DAMBAR REOTRUSION

L1

3.DMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE & DIMENSION AT NAXIMUN MATERIAL CONDITION DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.



PART NUMBERING SYSTEM

AS6C	3216A	55	Т	l	N
Low power	32 = 32M 16 = x16	55=55ns		I=Industrial	Indicates Pb and
SRAM	A = A die		T = TSOPI	(-40° C~+85° C)	Halogen Free



Alliance Memory, Inc. 511 Taylor Way, San Carlos, CA 94070 Tel: 650-610-6800 Fax: 650-620-9211 www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose. merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.