### **Preliminary information June 2000**

# AS6UA25617




### 1.65V to 3.6V 256K×16 Intelliwatt<sup>™</sup> low power CMOS SRAM with two chip enables

### **Features**

- AS6UA25617
- Intelliwatt<sup>™</sup> active power circuitry
  Industrial and commercial temperature ranges available
- Organization: 262,144 words  $\times$  16 bits

- 2.7V to 3.6V at 55 ns
  2.3V to 2.7V at 70 ns
  1.65V to 2.3V at 100 ns
- CST and CS2 for chip selection
  Low power consumption: ACTIVE
- 144 mW at 3.6V and 55 ns
   68 mW at 2.7V and 70 ns
   28 mW at 2.3 V and 100 ns

### Logic block diagram



- Low power consumption: STANDBY 72  $\mu$ W max at 3.6V 41  $\mu$ W max at 2.7V 28  $\mu$ W max at 2.3V 1.2V data retention
- Equal access and cycle times
- Easy memory expansion with CS1, CS2, OE inputs
- Smallest footprint package
   400-mil 44-pin TSOP II
   48-ball FBGA
- ESD protection  $\geq$  2000 volts
- Latch-up current  $\geq 200 \text{ mA}$

### Pin arrangement (top view)

		400-pi <u>n</u>		TSOP II				
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
	48-(	CSP Ball-			kage			
	1	2	3	4	5	6		
А	LB	OE	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	CS2		
В	I/O <sub>9</sub>	UB	$A_3$	A <sub>4</sub>	CS1	I/0 <sub>1</sub>		
С	I/O <sub>10</sub>	I/O <sub>11</sub>	$A_5$	A <sub>6</sub>	I/O <sub>2</sub>	I/0 <sub>3</sub>		
D	V <sub>SS</sub>	I/O <sub>12</sub>	A <sub>17</sub>	A <sub>7</sub>	I/04	V <sub>CC</sub>		
Е	V <sub>CC</sub>	I/O <sub>13</sub>	NC	A <sub>16</sub>	I/0 <sub>5</sub>	V <sub>SS</sub>		
F	I/O <sub>15</sub>	I/O <sub>14</sub>	A <sub>14</sub>	A <sub>15</sub>	I/O <sub>6</sub>	I/0 <sub>7</sub>		
G	I/O <sub>16</sub>	NC	A <sub>12</sub>	A <sub>13</sub>	WE	I/0 <sub>8</sub>		
Н	NC	A <sub>8</sub>	A <sub>9</sub>	A <sub>10</sub>	A <sub>11</sub>	NC		

### Selection guide

		V <sub>CC</sub> Range			Power Dissipation		
	Min	Typ <sup>2</sup>	Max	Speed	Operating (I <sub>CC1</sub> )	Standby (I <sub>SB2</sub> )	
Product	(V)	(V)	(V)	(ns)	Max (mA)	Max (µA)	
AS6UA25617	2.7	3.0	3.6	55	2	20	
AS6UA25617	2.3	2.5	2.7	70	1	15	
AS6UA25617*	1.65	2.0	2.3	100	1	12	

### **ALLIANCE SEMICONDUCTOR**

1

### Functional description

The AS6UA25617 is a low-power CMOS 4,194,304-bit Static Random Access Memory (SRAM) device organized as 262,144 words  $\times$  16 bits. It is designed for memory applications where slow data access, low power, and simple interfacing are desired.

Equal address access and cycle times ( $t_{AA}$ ,  $t_{RC}$ ,  $t_{WC}$ ) of 55/70/100 ns are ideal for low-power applications. Active high and low chip selects (CST and CS2) permit easy memory expansion with multiple-bank memory systems.

When  $\overline{\text{CST}}$  is high, or  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$  are high or CS2 is low, the device enters standby mode: the AS6UA25617 is guaranteed not to exceed 72  $\mu$ W power consumption at 3.6V and 55 ns; 41  $\mu$ W at 2.7V and 70 ns; or 28  $\mu$ W at 2.3V and 100 ns. The device also returns data when V<sub>CC</sub> is reduced to 1.5V for even lower power consumption.

A write cycle is accomplished by asserting write enable (WE) and chip select (CST) low, UB and/or LB low, and CS2 high. Data on the input pins I/O1-I/O16 is written on the rising edge of WE (write cycle 1) or CST, CS2 (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (OE) or write enable (WE).

A read cycle is accomplished by asserting output enable ( $\overline{OE}$ ), chip select ( $\overline{CSI}$ ) low,  $\overline{UB}$  and/or  $\overline{LB}$  low, with write enable ( $\overline{WE}$ ) and  $\overline{CS2}$  high. The chip drives I/O pins with the data word referenced by the input address. When either chip select or output enable is inactive, or write enable is active, or ( $\overline{UB}$ ) and ( $\overline{LB}$ ), output drivers stay in high-impedance mode.

This device provides multiple center power and ground pins, and separate byte enable controls, allowing individual bytes to be written and read.  $\overline{LB}$  controls the lower bits, I/O1–I/O8, and  $\overline{UB}$  controls the higher bits, I/O9–I/O16.

All chip inputs and outputs are CMOS-compatible, and operation is from either a single 1.65V to 3.6V supply. The device is available in the JEDEC standard 48-ball FBGA and 44-pin TSOPII packages.

Parameter	Device	Symbol	Min	Max	Unit
Voltage on $V_{CC}$ relative to $V_{SS}$		V <sub>tIN</sub>	-0.5	$V_{CC} + 0.5$	V
Voltage on any I/O pin relative to GND		V <sub>tI/O</sub>	-0.5		V
Power dissipation		P <sub>D</sub>	-	1.0	W
Storage temperature (plastic)		T <sub>stg</sub>	-65	+150	°C
Temperature with V <sub>CC</sub> applied		T <sub>bias</sub>	-55	+125	°C
DC output current (low)		I <sub>OUT</sub>	-	20	mA

### Absolute maximum ratings

Note: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### Truth table

CST	CS2	OE	WE	<u>TB</u>	UB	I/01-8	I/O9-16	Mode	Power
Н	Х	Х	Х	Х	Х	High-Z	High-Z	Deselected	Standby
Х	L	Х	Х	Х	Х	High-Z	High-Z	Deselected	Standby
Х	Х	Х	Х	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	L	Х	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	Х	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	D <sub>OUT</sub>	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	D <sub>OUT</sub>	Upper Byte Read	Active
L	Н	L	Н	L	L	D <sub>OUT</sub>	D <sub>OUT</sub>	Word Read	Active
L	Н	Х	L	L	Н	D <sub>IN</sub>	High-Z	Lower Byte Write	Active
L	Н	Х	L	Н	L	High-Z	D <sub>IN</sub>	Upper Byte Write	Active
L	Н	Х	L	L	L	D <sub>IN</sub>	D <sub>IN</sub>	Word Write	Active

Key: X = Don't care, L = Low, H = High.



	ended operating condition					
Parameter	Description		Conditions	Min	Max	Unit
		$I_{OH} = 2.1 \text{mA}$	$V_{CC} = 2.7 V$	2.4		
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = 1.5 \text{mA}$	$V_{CC} = 2.3V$	2.0		V
		$I_{OH} = 1.65 mA$	$V_{CC} = 1.65 V$	1.5		
		$I_{OL} = 2.1 \text{mA}$	$V_{CC} = 2.7V$		0.4	
V <sub>OL</sub>	Output LOW Voltage	$I_{OL} = 0.5 mA$	$V_{CC} = 2.3V$		0.4	V
		$I_{OL} = 0.1 mA$	$V_{CC} = 1.65V$		0.2	
			$V_{CC} = 2.7V$	2.2	$V_{CC} + 0.5$	
V <sub>IH</sub>	Input HIGH Voltage		$V_{CC} = 2.3V$	2.0	$V_{CC} + 0.3$	V
			$V_{\rm CC} = 1.65 \rm V$	1.4	$V_{CC} + 0.3$	
			$V_{CC} = 2.7 V$	-0.5	0.8	
V <sub>IL</sub>	Input LOW Voltage		$V_{CC} = 2.3V$	-0.3	0.6	V
			$V_{\rm CC} = 1.65 \rm V$	-0.3	0.4	
I <sub>IX</sub>	Input Load Current		$\leq V_{IN} \leq V_{CC}$	-1	+1	μA
I <sub>OZ</sub>	Output Load Current	$GND \le V_0 \le$	V <sub>CC</sub> ; Outputs High Z	-1	+1	μA
	V Operating Supply	$\overline{\text{CS1}} = \text{V}_{\text{IL}}, \text{V}_{\text{IN}} = \text{V}_{\text{IL}}$	$V_{CC} = 3.6V$		2	
I <sub>CC</sub>	I <sub>CC</sub> V <sub>CC</sub> Operating Supply Current	or $V_{IH}$ , $I_{OUT} = 0mA$ ,	$V_{CC} = 2.7V$		1	mA
	ouriont	f = 0	$V_{CC} = 2.3V$		1	
I @	Average V <sub>CC</sub> Operating	$\overline{\text{CS1}} \le 0.2 \text{V}, \text{ V}_{\text{IN}} \le$	$V_{CC} = 3.6V$		2	
I <sub>CC1</sub> @ 1 MHz	Supply Current at 1 MHz	0.2V or $V_{IN} \ge V_{CC}$ –	$V_{CC} = 2.7V$		1	mA
1 11112	supply current at 1 mil	0.2V, f = 1mS	$V_{CC} = 2.3V$		1	
	Average V Operating	$\frac{1}{1}$	$V_{\rm CC} = 3.6V \ (55/70/100 \ {\rm ns})$		40/30/20	
I <sub>CC2</sub>	Average V <sub>CC</sub> Operating Supply Current	$ \begin{array}{l} \overline{\text{CST}} \leq V_{\text{IL}}, \ V_{\text{IN}} = V_{\text{IL}}, \\ \text{or } V_{\text{IH}}, \ f = f_{\text{Max}} \end{array} $	$V_{\rm CC} = 2.7 V \ (55/70/100 \ {\rm ns})$		30/25/15	mA
	supply current		$V_{\rm CC} = 2.3V \ (55/70/100 \ {\rm ns})$		25/20/12	
		$\overline{\text{CS1}} \ge \text{V}_{\text{IH}}, \text{CS2} = \text{V}_{\text{IH}},$	$V_{CC} = 3.6V$			
I <sub>SB</sub>	$\overline{\text{CS1}}$ , CS2 Power Down	or $\overline{UB} = \overline{LB} \ge V_{IH}$ ,	$V_{\rm CC} = 2.7 \text{V}$		100	μA
30	Current; TTL inputs	other inputs = $V_{IL}$ or	$V_{\rm CC} = 2.3 V$		-	
		$V_{IH}, f = 0$	V <sub>CC</sub> - 2.5V			
		$\frac{\text{CST} \ge \text{V}_{\text{CC}} - 0.2\text{V}, \text{CS2}}{= + 0.2\text{V}, \text{ or } \overline{\text{UB}} = \overline{\text{LB}}}$	$V_{CC} = 3.6V$		20	
I <sub>SB1</sub>	$\overline{\text{CS1}}$ , CS2 Power Down	$\geq$ V <sub>CC</sub> – 0.2V, other	$V_{CC} = 2.7 V$		15	μA
-201	Current; CMOS Inputs	input = $0V - V_{CC}$ ,			10	
		$f = f_{Max}$	$V_{CC} = 2.3V$		12	
		$\overline{\text{CS1}} \ge \text{V}_{\text{CC}} - 0.1\text{V}, \text{CS2}$				1
I <sub>SBDR</sub>	Data Retention	$\leq + 0.1$ V, or $\overline{\text{UB}} =$	$V_{CC} = 1.2V$		2	μA
		$\overline{\text{LB}} = \text{V}_{\text{CC}} - 0.1 \text{V}, \text{ f} = 0$				

# Recommended operating condition (over the operating range)

# Capacitance (f = 1 MHz, $T_a$ = Room temperature, $V_{CC}$ = NOMINAL)2

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C <sub>IN</sub>	A, CS1, CS2, WE, OE, LB, UB	$V_{IN} = 0V$	5	pF
I/O capacitance	C <sub>I/O</sub>	I/O	$V_{IN} = V_{OUT} = 0V$	7	pF



# Read cycle (over the operating range)

		-{	55	-7	70	-1	00		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	55	-	70	-	100	-	ns	
Address access time	t <sub>AA</sub>	-	55	_	70	_	100	ns	3
Chip selects access time	t <sub>ACS1,2</sub>	-	55	-	70	-	100	ns	3
Output enable (OE) access time	t <sub>OE</sub>	-	25	-	35	-	50	ns	
Output hold from address change	t <sub>OH</sub>	10	-	10	-	15	-	ns	5
Chip selects low to output in low Z	t <sub>CLZ</sub>	10	-	10	-	10	-	ns	4, 5
Chip selects high to output in high Z	t <sub>CHZ</sub>	0	20	0	20	0	20	ns	4, 5
OE low to output in low Z	t <sub>OLZ</sub>	5	-	5	-	5	_	ns	4, 5
UB/LB access time	t <sub>BA</sub>	-	55	_	70	_	100	ns	
UB/LB low to low Z	t <sub>BLZ</sub>	10	_	10	_	10	_	ns	4, 5
UB/LB high to high Z	t <sub>BHZ</sub>	0	20	0	20	0	20	ns	4, 5
OE high to output in high Z	t <sub>OHZ</sub>	0	20	0	20	0	20	ns	4, 5
Power up time	t <sub>PU</sub>	0	_	0	_	0	-	ns	4, 5
Power down time	t <sub>PD</sub>	-	55	-	70	-	100	ns	4, 5
Read waveform 1 (address control         Address         D <sub>OUT</sub> Previous data valid         Read waveform 2 (chip selects, O         Address			blled)	Da	ta valid		< (		
OE	*	$ t_{AA} - $	<b></b>						
CST	$t_{OLZ} \longrightarrow$	< t <sub>0</sub> Z →				• t(	DH →		
		$\xrightarrow{t_{ACS1}} \xrightarrow{t_{ACS1}} \xrightarrow{t_{ACS1}}$			-		— <sup>t</sup> HZ — — <sup>t</sup> OHZ — — — <sup>t</sup> HZ —		
LB, UB D <sub>OUT</sub>	<sup>t</sup> BLZ →	$\leftarrow$ $t_{B}$	$A \longrightarrow$		Data valid	<b>←</b>	— t <sub>BHZ</sub> —		




# Write cycle (over the operating range)


		-{	55	-7	70	-1	00		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write cycle time	t <sub>WC</sub>	55	-	70	-	100	-	ns	
Chip selects to write end	t <sub>CW</sub>	40	-	60	-	80	-	ns	12
Address setup to write end	t <sub>AW</sub>	40	_	60	_	80	_	ns	
Address setup time	t <sub>AS</sub>	0	-	0	-	0	-	ns	12
Write pulse width	t <sub>WP</sub>	35	-	55	-	70	-	ns	
Address hold from end of write	t <sub>AH</sub>	0	_	0	_	0	_	ns	
Data valid to write end	t <sub>DW</sub>	25	_	30	_	40	_	ns	
Data hold time	t <sub>DH</sub>	0	-	0	-	0	-	ns	4, 5
Write enable to output in high Z	t <sub>WZ</sub>	0	20	0	20	0	20	ns	4, 5
Output active from write end	t <sub>OW</sub>	5	-	5	-	5	_	ns	4, 5
UB/LB low to end of write	t <sub>BW</sub>	35	_	55	_	70	-	ns	

Shaded areas indicate preliminary information.

# Write waveform 1 (WE controlled)




## Write waveform 2 (chip selects controlled)





### Data retention characteristics (over the operating range) Parameter Sym Test conditions Min Max Unit $\overline{V_{CC}} = 1.2V$ VCC for data retention VDR 1.2V3.6 V $CST \ge V_{CC} - 0.1V \text{ or}$ $UB = LB > V_{CC} - 0.1V \text{ or}$ $V_{IN} \ge V_{CC} - 0.1V \text{ or}$ 2 Data retention current mA I<sub>CCDR</sub> \_ 0 Chip deselect to data retention time \_ ns t<sub>CDR</sub> $V_{IN} \leq 0.1V$ Operation recovery time ns t<sub>R</sub> t<sub>RC</sub> \_

### Data retention waveform



### AC test loads and waveforms






Parameters	3.0V	2.5V	2.0V	Unit
R1	1105	16670	15294	Ohms
R2	1550	15380	11300	Ohms
R <sub>TH</sub>	645	8000	6500	Ohms
V <sub>TH</sub>	1.75V	1.2V	0.85V	Volts

R2


Notes

- 1 During  $V_{CC}$  power-up, a pull-up resistor to  $V_{CC}$  on  $\overline{CS1}$  is required to meet  $I_{SB}$  specification.
- 2 This parameter is sampled, but not 100% tested.
- 3 For test conditions, see AC Test Conditions.
- $4 \qquad t_{CLZ} \text{ and } t_{CHZ} \text{ are specified with } C_L = 5 pF \text{ as in Figure C. Transition is measured } \pm 500 \text{ mV from steady-state voltage.}$
- 5 This parameter is guaranteed, but not tested.
- 6 WE is HIGH for read cycle.
- 7 CST and OE are LOW and CS2 is HIGH for read cycle.
- 8 Address valid prior to or coincident with CST transition LOW and CS2 HIGH.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 CST or WE must be HIGH or CS2 LOW during address transitions. Either CST or WE asserting HIGH terminates a write cycle.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 CE1 and CE2 have identical timing.
- 13 1.2V data retention applies to commercial and industrial temperature range operations.
- 14  $\,$  C = 30pF, except at HIGH Z and LOW Z parameters, where C = 5pF.





## Package diagrams and dimensions




	44-pin	TSOP II
	Min (mm)	Max (mm)
A		1.2
A <sub>1</sub>	0.05	
A <sub>2</sub>	0.95	1.05
b	0.25	0.45
С	0.15 (t	ypical)
d	20.85	21.05
e	10.06	10.26
H <sub>e</sub>	11.56	11.96
E	0.80 (t	ypical)
1	0.40	0.60
	•	

# AS6UA25617



48-ball FBGA



	Minimum	Typical	Maximum
А	-	0.75	-
В	6.90	7.00	7.10
B1	_	3.75	_
C	10.90	11.00	11.10
C1	_	5.25	_
D	0.30	0.35	0.40
E	-	-	1.20
E1	_	0.68	_
E2	0.22	0.25	0.27
Y	-	-	0.08

### Notes

- 1. Bump counts: 48 (8 row  $\times$  6 column).
- 2. Pitch:  $(x,y) = 0.75 \text{ mm} \times 0.75 \text{ mm}$  (typ).
- 3. Units: millimeters.
- 4. All tolerances are  $\pm 0.050$  unless otherwise specified.
- 5. Typ: typical.
- 6. Y is coplanarity: 0.08 (max).



### Ordering codes

Speed (ns)	Ordering Code	Package Type	Operating Range	
1	AS6UA25617-BC	48-ball fine pitch BGA		
55/70/100	AS6UA25617-TC	44-pin TSOP II	Commercial	
55/70/100	AS6UA25617-BI	48-ball fine pitch BGA	Industrial	
	A6UA25617-TI	44-pin TSOP II	industriai	

### Part numbering system

	0 3			
	AS6UA	25617	В, Т	C, I
			Package:	Temperature range:
	SRAM Intelliwatt <sup>™</sup> prefix	Device number	B: CSP BGA	C: Commercial: 0° C to 70° C
			T: TSOP II	I: Industrial: -40° C to 85° C

Copyright ©2000 Alliance Semiconductor Corporation (Alliance)'s three-point logo, our name, and Intelliwatt<sup>™</sup> are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this web site and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this web site. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express orimplied warranties related to fitness