## Features

- Fast Read Access Time 70 ns
- Automatic Page Write Operation
  - Internal Address and Data Latches for 64 Bytes
- Fast Write Cycle Times
  - Page Write Cycle Time: 10 ms Maximum (Standard)
     2 ms Maximum (Option Ref. AT28HC64BF Datasheet)
  - 1 to 64-byte Page Write Operation
- Low Power Dissipation
  - 40 mA Active Current
- 100 µA CMOS Standby Current
- Hardware and Software Data Protection
- DATA Polling and Toggle Bit for End of Write Detection
- High Reliability CMOS Technology
  - Endurance: 100,000 Cycles
  - Data Retention: 10 Years
- + Single 5 V  $\pm 10\%$  Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-wide Pinout
- Industrial Temperature Ranges
- Green (Pb/Halide-free) Packaging Option Only

## 1. Description

The AT28HC64B is a high-performance electrically-erasable and programmable readonly memory (EEPROM). Its 64K of memory is organized as 8,192 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 55 ns with power dissipation of just 220 mW. When the device is deselected, the CMOS standby current is less than 100  $\mu$ A.

The AT28HC64B is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64 bytes simultaneously. During a write cycle, the addresses and 1 to 64 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA polling of I/O7. Once the end of a write cycle has been detected, a new access for a read or write can begin.

Atmel's AT28HC64B has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64 bytes of EEPROM for device identification or tracking.



64K (8K x 8) High-speed Parallel EEPROM with Page Write and Software Data Protection





## 2. Pin Configurations

Pin Name	Function
A0 - A12	Addresses
CE	Chip Enable
ŌE	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect
DC	Don't Connect

#### 2.2 32-lead PLCC Top View


	_	□ A7	□ A12	NC			WE	NC	_
	$\left( \right)$	4	ო	N	-	32	31	30	
A6 🗆	5				0			29	🗆 A8
A5 🗆	6							28	A9
A4 🗆	7							27	🗆 A11
A3 🗆	8							26	D NC
A2 🗆	9							25	
A1 🗆	10	)						24	🗅 A10
A0 🗆	1.	1						23	
NC 🗆	12	2						22	1/07
I/O0 □	13	3,	10	9		æ	6	_21	1/06
		÷	Ť	1	÷	ĩ	19	20.	
						0			-
		6	1/02	GND	В	/O3	/04	/05	
		-	-	Q		-	-	-	

Note: PLCC package pins 1 and 17 are Don't Connect.


#### 2.1 28-lead SOIC Top View

NC 🖂	1	28	
A12 🗔	2	27	WE
A7 🗔	3	26	□ NC
A6 🗔	4	25	🗌 A8
A5 🗌	5	24	🗌 A9
A4 🗔	6	23	🗌 A11
A3 🗔	7	22	OE 🗌
A2 🗔	8	21	🗌 A10
A1 🗔	9	20	
A0 🗔	10	19	I/O7
I/O0 🗌	11	18	I/O6
I/O1 🗔	12	17	I/O5
I/O2 🗌	13	16	I/O4
GND 🖂	14	15	I/O3

#### 2.3 28-lead TSOP Top View



#### 3. Block Diagram



#### 4. Device Operation

#### 4.1 Read

The AT28HC64B is accessed like a Static RAM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high-impedance state when either  $\overline{CE}$  or  $\overline{OE}$  is high. This dual line control gives designers flexibility in preventing bus contention in their systems.

#### 4.2 Byte Write

A low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high initiates a write cycle. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of t<sub>WC</sub>, a read operation will effectively be a polling operation.

#### 4.3 Page Write

The page write operation of the AT28HC64B allows 1 to 64 bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; after the first byte is written, it can then be followed by 1 to 63 additional bytes. Each successive byte must be loaded within 150  $\mu$ s (t<sub>BLC</sub>) of the previous byte. If the t<sub>BLC</sub> limit is exceeded, the AT28HC64B will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6 to A12 inputs. For each WE high-to-low transition during the page write operation, A6 to A12 must be the same.

The A0 to A5 inputs specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

#### 4.4 DATA Polling

The AT28HC64B features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle, an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at any time during the write cycle.





#### 4.5 Toggle Bit

In addition to DATA Polling, the AT28HC64B provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling, and valid data will be read. Toggle bit reading may begin at any time during the write cycle.

#### 4.6 Data Protection

If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel<sup>®</sup> has incorporated both hardware and software features that will protect the memory against inadvertent writes.

#### 4.6.1 Hardware Protection

Hardware features protect against inadvertent writes to the AT28HC64B in the following ways: (a)  $V_{CC}$  sense – if  $V_{CC}$  is below 3.8 V (typical), the write function is inhibited; (b)  $V_{CC}$  power-on delay – once  $V_{CC}$  has reached 3.8 V, the device will automatically time out 5 ms (typical) before allowing a write; (c) write inhibit – holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits write cycles; and (d) noise filter – pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a write cycle.

#### 4.6.2 Software Data Protection

A software-controlled data protection feature has been implemented on the AT28HC64B. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28HC64B is shipped from Atmel with SDP disabled.

SDP is enabled by the user issuing a series of three write commands in which three specific bytes of data are written to three specific addresses (refer to the "Software Data Protection Algorithm" diagram on page 10). After writing the 3-byte command sequence and waiting  $t_{WC}$ , the entire AT28HC64B will be protected against inadvertent writes. It should be noted that even after SDP is enabled, the user may still perform a byte or page write to the AT28HC64B. This is done by preceding the data to be written by the same 3-byte command sequence used to enable SDP.

Once set, SDP remains active unless the disable command sequence is issued. Power transitions do not disable SDP, and SDP protects the AT28HC64B during power-up and powerdown conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not actually written into the device; their addresses may still be written with user data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device, however. For the duration of  $t_{WC}$ , read operations will effectively be polling operations.

#### 4.7 Device Identification

An extra 64 bytes of EEPROM memory are available to the user for device identification. By raising A9 to 12 V  $\pm$ 0.5 V and using address locations 1FC0H to 1FFFH, the additional bytes may be written to or read from in the same manner as the regular memory array.

# AT28HC64B

## 5. DC and AC Operating Range

	AT28HC64B-70	AT28HC64B-90	AT28HC64B-120
Operating Temperature (Case)	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply	5 V ±10%	5 V ±10%	5 V ±10%

## 6. Operating Modes

Mode	CE	OE	WE	I/O
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>
Write <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>
Standby/Write Inhibit	V <sub>IH</sub>	X <sup>(1)</sup>	Х	High Z
Write Inhibit	X	Х	V <sub>IH</sub>	
Write Inhibit	Х	V <sub>IL</sub>	Х	
Output Disable	X	V <sub>IH</sub>	Х	High Z
Chip Erase	V <sub>IL</sub>	V <sub>H</sub> <sup>(3)</sup>	V <sub>IL</sub>	High Z

Notes: 1. X can be VIL or VIH.

- 2. See "AC Write Waveforms" on page 8.
- 3. VH = 12.0 V ±0.5 V.

#### 7. Absolute Maximum Ratings\*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6 V to +6.25 V
All Output Voltages with Respect to Ground0.6 V to $V_{CC}$ + 0.6 V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6 V to +13.5V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

## 8. DC Characteristics

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0 V \text{ to } V_{CC} + 1 V$		10	μA
I <sub>LO</sub>	Output Leakage Current	$V_{I/O} = 0 V \text{ to } V_{CC}$		10	μA
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\overline{\text{CE}}$ = V <sub>CC</sub> - 0.3 V to V <sub>CC</sub> + 1 V		100 <sup>(1)</sup>	μA
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	$\overline{CE}$ = 2.0 V to V <sub>CC</sub> + 1 V		2 <sup>(1)</sup>	mA
I <sub>CC</sub>	V <sub>CC</sub> Active Current	f = 5 MHz; I <sub>OUT</sub> = 0 mA		40	mA
V <sub>IL</sub>	Input Low Voltage			0.8	V
V <sub>IH</sub>	Input High Voltage		2.0		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.40	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V

Note: 1.  $I_{SB1}$  and  $I_{SB2}$  for the 55 ns part is 40 mA maximum.






### 9. AC Read Characteristics


		AT28HC64B-70		AT28HC64B-90		AT28HC64B-120		
Symbol	Parameter	Min	Мах	Min	Max	Min	Max	Units
t <sub>ACC</sub>	Address to Output Delay		70		90		120	ns
t <sub>CE</sub> <sup>(1)</sup>	CE to Output Delay		70		90		120	ns
t <sub>OE</sub> <sup>(2)</sup>	OE to Output Delay	0	35	0	40	0	50	ns
t <sub>DF</sub> <sup>(3)(4)</sup>	OE to Output Float	0	35	0	40	0	50	ns
t <sub>OH</sub>	Output Hold	0		0		0		ns

# 10. AC Read Waveforms<sup>(1)(2)(3)(4)</sup>




- Notes: 1.  $\overline{CE}$  may be delayed up to  $t_{ACC}$   $t_{CE}$  after the address transition without impact on  $t_{ACC}$ .
  - 2.  $\overline{OE}$  may be delayed up to  $t_{CE} t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$  or by  $t_{ACC} t_{OE}$  after an address change without impact on  $t_{ACC}$ .
  - 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
  - 4. This parameter is characterized and is not 100% tested.

## 11. Input Test Waveforms and Measurement Level



## 12. Output Test Load



## 13. Pin Capacitance

f = 1 MHz, T = 25°C<sup>(1)</sup>

Symbol	Тур	Мах	Units	Conditions
C <sub>IN</sub>	4	6	pF	V <sub>IN</sub> = 0 V
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0 V

Note: 1. This parameter is characterized and is not 100% tested.






## 14. AC Write Characteristics


Symbol	Parameter	Min	Мах	Units
t <sub>AS</sub> , t <sub>OES</sub>	Address, OE Setup Time	0		ns
t <sub>AH</sub>	Address Hold Time	50		ns
t <sub>cs</sub>	Chip Select Setup Time	0		ns
t <sub>CH</sub>	Chip Select Hold Time	0		ns
t <sub>wP</sub>	Write Pulse Width ( $\overline{WE}$ or $\overline{CE}$ )	100		ns
t <sub>DS</sub>	Data Setup Time	50		ns
t <sub>DH</sub> , t <sub>OEH</sub>	Data, OE Hold Time	0		ns

## 15. AC Write Waveforms

## 15.1 WE Controlled




## 15.2 CE Controlled



## 16. Page Mode Characteristics


Symbol	Parameter	Min	Мах	Units
t <sub>wc</sub>	Write Cycle Time		10	ms
t <sub>wc</sub>	Write Cycle Time (Use AT28HC64BF))		2	ms
t <sub>AS</sub>	Address Setup Time	0		ns
t <sub>AH</sub>	Address Hold Time	50		ns
t <sub>DS</sub>	Data Setup Time	50		ns
t <sub>DH</sub>	Data Hold Time	0		ns
t <sub>WP</sub>	Write Pulse Width	100		ns
t <sub>BLC</sub>	Byte Load Cycle Time		150	μs
t <sub>WPH</sub>	Write Pulse Width High	50		ns

# 17. Page Mode Write Waveforms<sup>(1)(2)</sup>




Notes: 1. A6 through A12 must specify the same page address during each high to low transition of WE (or CE).
2. OE must be high only when WE and CE are both low.

#### 18. Chip Erase Waveforms






# 19. Software Data Protection Enable Algorithm<sup>(1)</sup>



- Notes: 1. Data Format: I/O7 I/O0 (Hex); Address Format: A12 - A0 (Hex).
  - 2. Write Protect state will be activated at end of write even if no other data is loaded.
  - 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
  - 4. 1 to 64 bytes of data are loaded.


20. Software Data Protection Disable Algorithm<sup>(1)</sup>



Notes: 1. Data Format: I/O7 - I/O0 (Hex); Address Format: A12 - A0 (Hex).

- 2. Write Protect state will be activated at end of write even if no other data is loaded.
- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 64 bytes of data are loaded.

## 21. Software Protected Write Cycle Waveforms<sup>(1)(2)</sup>




- Notes: 1. A6 through A12 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.
  - 2.  $\overline{\text{OE}}$  must be high only when  $\overline{\text{WE}}$  and  $\overline{\text{CE}}$  are both low.

# 22. Data Polling Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	0			ns
t <sub>OEH</sub>	OE Hold Time	0			ns
t <sub>OE</sub>	OE to Output Delay <sup>(1)</sup>				ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Note: 1. These parameters are characterized and not 100% tested. See "AC Read Characteristics" on page 6.

## 23. Data Polling Waveforms




## 24. Toggle Bit Characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
t <sub>OEH</sub>	OE Hold Time	10			ns
t <sub>OE</sub>	OE to Output Delay <sup>(2)</sup>				ns
t <sub>OEHP</sub>	OE High Pulse	150			ns
t <sub>WR</sub>	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See "AC Read Characteristics" on page 6.

# 25. Toggle Bit Waveforms<sup>(1)(2)(3)</sup>




Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.

- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used, but the address should not vary.





## 26. Normalized I<sub>CC</sub> Graphs



# 27. Ordering Information

27.1	Green Package	Option	(Pb/Halide-free)
	oroon r aonago	option	

t <sub>ACC</sub>	I <sub>cc</sub> (I	(mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
			AT28HC64B-70TU	28T		
70	40	0.1	AT28HC64B-70JU	32J		
			AT28HC64B-70SU	28S		
			AT28HC64B-90JU	32J	Industrial	
90	40	0.1	AT28HC64B-90SU	28S	(-40°C to 85°C)	
			AT28HC64B-90TU	28T		
120	40	40 0.1	AT28HC64B-12JU	32J		
120			AT28HC64B-12SU	28S		

Package Type		
32J	32-lead, Plastic J-leaded Chip Carrier (PLCC)	
28S	28-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)	
28T	28-lead, Plastic Thin Small Outline Package (TSOP)	

#### 27.2 Die Products


Contact Atmel Sales for die sales options.






## 28. Packaging Information

#### 28.1 32J – PLCC




#### 28.2 28S - SOIC







#### 28.3 28T - TSOP





#### Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### International

Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site www.atmel.com Technical Support p\_eeprom@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.