Features

- Compatible with MCS[®]51 Products
- 12K Bytes of In-System Programmable (ISP) Flash Program Memory
 - SPI Serial Interface for Program Downloading
 - Endurance: 10,000 Write/Erase Cycles
- 2K Bytes EEPROM Data Memory
 - Endurance: 100,000 Write/Erase Cycles
- 64-byte User Signature Array
- 2.7V to 5.5V Operating Range
- Fully Static Operation: 0 Hz to 24 MHz (in x1 and x2 Modes)
- Three-level Program Memory Lock
- 256 x 8-bit Internal RAM
- 32 Programmable I/O Lines
- Three 16-bit Timer/Counters
- Nine Interrupt Sources
- Enhanced UART Serial Port with Framing Error Detection and Automatic Address Recognition
- Enhanced SPI (Double Write/Read Buffered) Serial Interface
- Low-power Idle and Power-down Modes
- Interrupt Recovery from Power-down Mode
- Programmable Watchdog Timer
- Dual Data Pointer
- Power-off Flag
- Flexible ISP Programming (Byte and Page Modes)
 - Page Mode: 64 Bytes/Page for Code Memory, 32 Bytes/Page for Data Memory
- Four-level Enhanced Interrupt Controller
- Programmable and Fuseable x2 Clock Option
- Internal Power-on Reset
- 42-pin PDIP Package Option for Reduced EMC Emission
- Green (Pb/Halide-free) Packaging Option

1. Description

The AT89S8253 is a low-power, high-performance CMOS 8-bit microcontroller with 12K bytes of In-System Programmable (ISP) Flash program memory and 2K bytes of EEPROM data memory. The device is manufactured using Atmel's high-density non-volatile memory technology and is compatible with the industry-standard MCS-51 instruction set and pinout. The on-chip downloadable Flash allows the program memory to be reprogrammed in-system through an SPI serial interface or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with downloadable Flash on a monolithic chip, the Atmel AT89S8253 is a powerful microcontroller which provides a highly-flexible and cost-effective solution to many embedded control applications.



8-bit Microcontroller with 12 Kbyte Flash

AT89S8253

3286P-MICRO-3/10





The AT89S8253 provides the following standard features: 12K bytes of In-System Programmable Flash, 2K bytes of EEPROM, 256 bytes of RAM, 32 I/O lines, programmable watchdog timer, two data pointers, three 16-bit timer/counters, a six-vector, four-level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT89S8253 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator, disabling all other chip functions until the next external interrupt or hardware reset.


The on-board Flash/EEPROM is accessible through the SPI serial interface. Holding RESET active forces the SPI bus into a serial programming interface and allows the program memory to be written to or read from, unless one or more lock bits have been activated.

2. Pin Configurations

2.1 40P6 – 40-lead PDIP

| (T2) P1.0 [(T2 EX) P1.1 [P1.2 [P1.3 [(SS) P1.4 [(MOSI) P1.5 [(MOSI) P1.6 [(MISO) P1.6 [(SCK) P1.7 [(SCK) P1.7 [(SCK) P3.0 [(TXD) P3.0 [(INT0) P3.2 [(INT1) P3.3 [(INT1) P3.3 [(INT1) P3.5 [(WR) P3.6 [(WR) P3.6 [(WR) P3.6 [(XTAL2 [XTAL1 [GND [| 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 | $\begin{array}{c} 39\\ 38\\ 37\\ 36\\ 35\\ 34\\ 32\\ 31\\ 30\\ 29\\ 28\\ 27\\ 26\\ 25\\ 24\\ 22\\ 22\\ 22\\ 22\\ 22\\ 22\\ 22\\ 22\\ 22$ | □ VCC □ P0.0 (AD0) □ P0.1 (AD1) □ P0.2 (AD2) □ P0.3 (AD3) □ P0.4 (AD4) □ P0.5 (AD5) □ P0.6 (AD6) □ P0.7 (AD7) □ EA/VPP □ ALE/PROG □ P2.6 (A14) □ P2.5 (A15) □ P2.3 (A11) □ P2.2 (A10) □ P2.1 (A9) □ P2.0 (A8) |
|--|--|--|---|
| GND | 20 | 21 | ⊔ F2.0 (A8) |

2.2 44A – 44-lead TQFP



² AT89S8253

2.3 44J – 44-lead PLCC

| (MOSI) P1.5 1 0 (MISO) P1.6 8 (SCK) R5T 1 10 (RXD) P3.1 13 (INT) P3.3 15 (INT) P3.4 17 (INT) P3.4 17 (INT) P3.4 17 (INT) P3.4 17 (INT) P3.4 17 (INT) P3.5 16 (INT) P3.5 16 | TALE STALE STALE <ths< th=""><th>((404)) (405)) (406)) (406)) (406)) (406)) (406)) (407)</th></ths<> | ((404)) (405)) (406)) (406)) (406)) (406)) (406)) (407) |
|---|--|--|
| | | |
| RST 🗆 | | 42 🗆 P1.7 (SCK) |
| (RXD) P3.0 [| 2 | 41 🗆 P1.6 (MISO) |
| (TXD) P3.1 | 3 | 40 D P1.5 (MOSI) |
| (INT0) P3.2 | 4 | 39 🗆 P1.4 (SS) |
| (INT1) P3.3 [| 5 | 38 🗆 P1.3 |
| (T0) P3.4 🗆 | 6 | 37 🗆 P1.2 |
| (T1) P3.5 🗆 | 7 | 36 🗆 P1.1 (T2EX) |
| (WR) P3.6 | 8 | 35 🗆 P1.0 (T2) |
| (RD) P3.7 🗆 | 9 | 34 🗆 VDD |
| XTAL2 | 10 | 33 🗆 PWRVDD |
| XTAL1 🗆 | 11 | 32 🗖 P0.0 (AD0) |
| GND 🗆 | 12 | 31 🛛 P0.1 (AD1) |
| PWRGND | 13 | 30 🗌 P0.2 (AD2) |
| (A8) P2.0 🗆 | 14 | 29 🗆 P0.3 (AD3) |
| (A9) P2.1 | 15 | 28 	P0.4 (AD4) |
| (A10) P2.2 | 16 | 27 🗆 P0.5 (AD5) |
| (A11) P2.3 □ (A12) P2.4 □ | 17 18 | 26 🗆 P0.6 (AD6) 25 🗋 P0.7 (AD7) |
| (A12) P2.5 | 19 | 24 🗆 EA/VPP |
| (A14) P2.6 [| 20 | 23 🗆 ALE/PROG |
| (A15) P2.7 [| 21 | |
| (-, | | |

Ŷ

2.4 42PS6 – PDIP

3. Pin Description

3.1 VCC

Supply voltage (all packages except 42-PDIP).

3.2 GND

Ground (all packages except 42-PDIP; for 42-PDIP GND connects only the logic core and the embedded program/data memories).

3.3 VDD

Supply voltage for the 42-PDIP which connects only the logic core and the embedded program/data memories.

3.4 PWRVDD

Supply voltage for the 42-PDIP which connects only the I/O Pad Drivers. The application board **must** connect both VDD and PWRVDD to the board supply voltage.





3.5 PWRGND

Ground for the 42-PDIP which connects only the I/O Pad Drivers. PWRGND and GND are weakly connected through the common silicon substrate, but not through any metal links. The application board **must** connect both GND and PWRGND to the board ground.

3.6 Port 0

Port 0 is an 8-bit open drain bi-directional I/O port. As an output port, each pin can sink six TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 can also be configured to be the multiplexed low-order address/data bus during accesses to external program and data memory. In this mode, P0 has internal pull-ups.

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. **External pull-ups are required during program verification.**

3.7 Port 1

Port 1 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 1 output buffers can sink/source six TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the weak internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (I_{IL} , 150 μ A typical) because of the weak internal pull-ups.

Some Port 1 pins provide additional functions. P1.0 and P1.1 can be configured to be the timer/counter 2 external count input (P1.0/T2) and the timer/counter 2 trigger input (P1.1/T2EX), respectively. Furthermore, P1.4, P1.5, P1.6, and P1.7 can be configured as the SPI slave port select, data input/output and shift clock input/output pins as shown in the following table.

| Port Pin | Alternate Functions |
|----------|---|
| P1.0 | T2 (external count input to Timer/Counter 2), clock-out |
| P1.1 | T2EX (Timer/Counter 2 capture/reload trigger and direction control) |
| P1.4 | SS (Slave port select input) |
| P1.5 | MOSI (Master data output, slave data input pin for SPI channel) |
| P1.6 | MISO (Master data input, slave data output pin for SPI channel) |
| P1.7 | SCK (Master clock output, slave clock input pin for SPI channel) |

Port 1 also receives the low-order address bytes during Flash programming and verification.

3.8 Port 2

Port 2 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 2 output buffers can sink/source six TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the weak internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (I_{IL} , 150 μ A typical) because of the weak internal pull-ups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

3.9 Port 3

Port 3 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 3 output buffers can sink/source six TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the weak internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (I_{IL} ,150 μ A typical) because of the weak internal pull-ups.

Port 3 receives some control signals for Flash programming and verification.

Port 3 also serves the functions of various special features of the AT89S8253, as shown in the following table.

| Port Pin | Alternate Functions |
|----------|--|
| P3.0 | RXD (serial input port) |
| P3.1 | TXD (serial output port) |
| P3.2 | INTO (external interrupt 0) ⁽¹⁾ |
| P3.3 | INT1 (external interrupt 1) ⁽¹⁾ |
| P3.4 | T0 (timer 0 external input) |
| P3.5 | T1 (timer 1 external input) |
| P3.6 | WR (external data memory write strobe) |
| P3.7 | RD (external data memory read strobe) |

Note: 1. All pins in ports 1 and 2 and almost all pins in port 3 (the exceptions are P3.2 INT0 and P3.3 INT1) have their inputs disabled in the Power-down mode. Port pins P3.2 (INT0) and P3.3 (INT1) are active even in Power-down mode (to be able to sense an interrupt request to exit the Power-down mode) and as such still have their weak internal pull-ups turned on.

3.10 RST

Reset input. A high on this pin for at least two machine cycles while the oscillator is running resets the device.

3.11 ALE/PROG

Address Latch Enable. ALE/PROG is an output pulse for latching the low byte of the address (on its falling edge) during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming.

In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory.

If desired, ALE operation can be disabled by setting bit 0 of the AUXR SFR at location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

3.12 **PSEN**

Program Store Enable. PSEN is the read strobe to external program memory (active low).

When the AT89S8253 is executing code from external program memory, <u>PSEN</u> is activated twice each machine cycle, except that two <u>PSEN</u> activations are skipped during each access to external data memory.





3.13 EA/VPP

External Access Enable. \overline{EA} must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH. Note, however, that if lock bit 1 is programmed, \overline{EA} will be internally latched on reset.

 $\overline{\text{EA}}$ should be strapped to V_{CC} for internal program executions. This pin also receives the 12-volt programming enable voltage (V_{PP}) during Flash programming when 12-volt programming is selected.


3.14 XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

3.15 XTAL2

Output from the inverting oscillator amplifier. XTAL2 should not drive a board-level clock without a buffer.

4. Block Diagram



AT89S8253

5. Special Function Registers

A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 5-1.

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will generally return random data, and write accesses will have an indeterminate effect.

User software should not write 1s to these unlisted locations, since they may be used in future products to invoke new features. In that case, the reset or inactive values of the new bits will always be 0.

0F8H 0FFH В 0F0H 0F7H 0000000 0E8H 0EFH ACC 0E0H 0E7H 0000000 0D8H 0DFH **PSW** SPCR 0D0H 0D7H 0000000 00000100 T2CON T2MOD RCAP2L RCAP2H TL2 TH2 0C8H 0CFH 0000000 XXXXXX00 00000000 0000000 0000000 0000000 0C0H 0C7H SADEN IP 0B8H 0BFH XX000000 0000000 IPH P3 0B0H 0B7H 11111111 XX000000 SADDR SPSR IE 0A8H 0AFH 0X000000 0000000 000XXX00 WDTCON WDTRST P2 0A0H 0A7H 11111111 (Write Only) 0000 0000 SCON SBUF 9FH 98H 0000000 XXXXXXXX P1 EECON 97H 90H 11111111 XX000011 CLKREG TCON TMOD TL0 TL1 TH0 TH1 AUXR 88H 8FH 00000000 0000000 0000000 00000000 00000000 0000000 XXXXXXX0 XXXXXXX0 P0 SP PCON DP0L DP0H DP1L DP1H SPDR 80H 87H 0000000 0000000 ######## 00XX0000 11111111 00000111 00000000 0000000

 Table 5-1.
 AT89S8253 SFR Map and Reset Values

Note: # means: 0 after cold reset and unchanged after warm reset.





5.1 Auxiliary Register

Table 5-2.AUXR – Auxiliary Register

| AUX | R Address = 8 | 8EH | | | | | Reset Value = X | XXX XXX0B | |
|--------|-----------------|---|---|-------------------|-----------------|--|-----------------|-----------|---|
| Not E | Bit Addressab | le | | | | | | | |
| | [| | | | | | | | 1 |
| | - | Intel_Pwd_Exit DISALE | | | | | | | |
| Bit | 7 | 6 5 4 3 2 1 0 | | | | | | | |
| Sym | Symbol Function | | | | | | | | |
| Intel_ | _Pwd_Exit | the interrupt s | signal. When th | nis bit is cleare | d, the executio | | | | |
| DISA | \LE | | 6 5 4 3 2 1 0 | | | | | | |

5.2 Clock Register

Table 5-3.CLKREG – Clock Register

| CLKREG Address = 8FH Reset Value = XXXX XXX0B | | | | | | | | | | |
|---|-------------|-------------------|-----------------|----------------|-------------------|------------------|--------------------|-----------------|--|--|
| Not Bit | Addressable | | | | | | | | | |
| X2 | | | | | | | | | | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Symbol Function | | | | | | | | | | |
| | When | X2 = 0, the oscil | lator frequency | (at XTAL1 pin) | is internally div | vided by 2 befor | e it is used as th | ne device svste | | |

| X2 | When X2 = 0, the oscillator frequency (at XTAL1 pin) is internally divided by 2 before it is used as the device system frequency. |
|----|--|
| ~2 | When X2 = 1, the divider by 2 is no longer used and the XTAL1 frequency becomes the device system frequency. This enables the user to choose a 6 MHz crystal instead of a 12 MHz crystal, for example, in order to reduce EMI. |

5.3 SPI Registers

Control and status bits for the Serial Peripheral Interface are contained in registers SPCR (see Table 14-1 on page 25) and SPSR (see Table 14-2 on page 26). The SPI data bits are contained in the SPDR register. In normal SPI mode, writing the SPI data register during serial data transfer sets the Write Collision bit (WCOL) in the SPSR register. In enhanced SPI mode, the SPDR is also write double-buffered because WCOL works as a Write Buffer Full Flag instead of being a collision flag. The values in SPDR are not changed by Reset.

5.4 Interrupt Registers

The global interrupt enable bit and the individual interrupt enable bits are in the IE register. In addition, the individual interrupt enable bit for the SPI is in the SPCR register. Four priorities can be set for each of the six interrupt sources in the IP and IPH registers.

IPH bits have the same functions as IP bits, except IPH has higher priority than IP. By using IPH in conjunction with IP, a priority level of 0, 1, 2, or 3 may be set for each interrupt.

5.5 Dual Data Pointer Registers

To facilitate accessing both internal EEPROM and external data memory, two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H - 83H and DP1 at 84H - 85H. Bit DPS = 0 in SFR EECON selects DP0 and DPS = 1 selects DP1. The user should ALWAYS initialize the DPS bit to the appropriate value before accessing the respective Data Pointer Register.

5.6 Power Off Flag

The Power Off Flag (POF), located at bit_4 (PCON.4) in the PCON SFR. POF, is set to "1" during power up. It can be set and reset under software control and is not affected by RESET.

6. Data Memory – EEPROM and RAM

The AT89S8253 implements 2K bytes of on-chip EEPROM for data storage and 256 bytes of RAM. The upper 128 bytes of RAM occupy a parallel space to the Special Function Registers. That means the upper 128 bytes have the same addresses as the SFR space but are physically separate from SFR space. When an instruction accesses an internal location above address 7FH, the address mode used in the instruction specifies whether the CPU accesses the upper 128 bytes of RAM or the SFR space. Instructions that use direct addressing access the SFR space.For example, the following direct addressing instruction accesses the SFR at location 0A0H (which is P2).

MOV 0A0H, #data

Instructions that use indirect addressing access the upper 128 bytes of RAM. For example, the following indirect addressing instruction, where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

MOV @R0, #data

Note that stack operations are examples of indirect addressing, so the upper 128 bytes of data RAM are available as stack space.

The on-chip EEPROM data memory is selected by setting the EEMEN bit in the EECON register at SFR address location 96H. The EEPROM address range is from 000H to 7FFH. MOVX instructions are used to access the EEPROM. To access off-chip data memory with the MOVX instructions, the EEMEN bit needs to be set to "0".

During program execution mode (using the MOVX instruction) there is an auto-erase capability at the byte level. This means that the user can update or modify a single EEPROM byte location in real-time without affecting any other bytes.

The EEMWE bit in the EECON register needs to be set to "1" before any byte location in the EEPROM can be written. User software should reset EEMWE bit to "0" if no further EEPROM write is required. EEPROM write cycles in the serial programming mode are self-timed and typically take 4 ms. The progress of EEPROM write can be monitored by reading the RDY/BSY bit (read-only) in SFR EECON. RDY/BSY = 0 means programming is still in progress and RDY/BSY = 1 means an EEPROM write cycle is completed and another write cycle can be initiated. Bit EELD in EECON controls whether the next MOVX instruction will only load the write buffer of the EEPROM or will actually start the programming cycle. By setting EELD, only load will occur. Before the last MOVX in a given page of 32 bytes, EELD should be cleared so that after the last MOVX the entire page will be programmed at the same time. This way, 32 bytes will only require 4 ms of programming time instead of 128 ms required in single byte programming.





In addition, during EEPROM programming, an attempted read from the EEPROM will fetch the byte being written with the MSB complemented. Once the write cycle is completed, true data are valid at all bit locations.


6.1 **Memory Control Register**

The EECON register contains control bits for the 2K bytes of on-chip data EEPROM. It also contains the control bit for the dual data pointer.

| Table 0-1. $EECON = Data EEF nOW CONTINU neulsit$ | Table 6-1. | EECON – Data EEPROM Control Register |
|--|------------|--------------------------------------|
|--|------------|--------------------------------------|

| EECON Add | dress = 96H | | | | | | Reset Value = | XX00 0011B | | |
|--------------|---|---|----------------|----------------|-------|-----|-------------------------------------|------------|---|--|
| Not Bit Addr | ressable | | | | | | | | | |
| Bit | _ | - | EELD | EEMWE | EEMEN | DPS | RDY/BSY | WRTINH |] | |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Symbol | Function | Function | | | | | | | | |
| EELD | EEPROM will the data EEF | EEPROM data memory load enable bit. Used to implement Page Mode Write. A MOVX instruction writing into the data EEPROM will not initiate the programming cycle if this bit is set, rather it will just load data into the volatile data buffer of the data EEPROM memory. Before the last MOVX, reset this bit and the data EEPROM will program all the bytes previously loaded on the same page of the address given by the last MOVX instruction. | | | | | | | | |
| EEMWE | EEPROM data memory write enable bit. Set this bit to 1 before initiating byte write to on-chip EEPROM with the MOVX instruction. User software should set this bit to 0 after EEPROM write is completed. | | | | | | | | | |
| EEMEN | instead of ex | | mory if the ad | ddress used is | | | PTR will access N = 0 or the add | | | |
| DPS | Data pointer register select. DPS = 0 selects the first bank of data pointer register, DP0, and DPS = 1 selects the second bank, DP1. | | | | | | | | | |
| RDY/BSY | RDY/BSY (Ready/Busy) flag for the data EEPROM memory. This is a read-only bit which is cleared by hardware during the programming cycle of the on-chip EEPROM. It is also set by hardware when the programming is completed. Note | | | | | | | | | |
| WRTINH | of the on-chi | cycle. WRTINH (Write Inhibit) is a READ-ONLY bit which is cleared by hardware when V _{cc} is too low for the programming cycle of the on-chip EEPROM to be executed. When this bit is cleared, an ongoing programming cycle will be aborted or a new programming cycle will not start. | | | | | | | | |

Figure 6-1. Data EEPROM Write Sequence



AT89S8253

10

7. Power-On Reset

A Power-On Reset (POR) is generated by an on-chip detection circuit. The detection level is nominally 1.4V. The POR is activated whenever V_{CC} is below the detection level. The POR circuit can be used to trigger the start-up reset or to detect a supply voltage failure in devices without a brown-out detector. The POR circuit ensures that the device is reset from power-on. When V_{CC} reaches the Power-on Reset threshold voltage, the POR delay counter determines how long the device is kept in POR after V_{CC} rise, nominally 2 ms. The POR signal is activated again, without any delay, when V_{CC} falls below the POR threshold level. A Power-On Reset (i.e. a cold reset) will set the POF flag in PCON.




Figure 7-1. Power-up and Brown-out Detection Sequence

7.1 Memory Brown-out Protection

0

The AT89S8253 has an on-chip Brown-out Detection (BOD) circuit for monitoring the V_{CC} level during operation by comparing it to a fixed trigger level of nominally 2.2V (2.4V max). The purpose of the BOD is to ensure that if V_{CC} fails or dips, the Flash or EEPROM memories cannot be erased/written at voltages too low for programming. At powerup the V_{CC} level must pass the BOD threshold before execution starts. When V_{CC} decreases to a value below the trigger level, the WRTINH bit in EECON is activated and futher programming of the Flash/EEPROM is restricted. When V_{CC} increases above the trigger level, the BOD delay counter blocks programming until after the timeout period has expired in approximately 2 ms. The BOD does not reset the system as shown in Figure 7-1. To protect the system from errors induced by incorrect execution at lower voltages an external BOD circuit may be required.





8. Programmable Watchdog Timer

The programmable Watchdog Timer (WDT) counts instruction cycles. The prescaler bits, PS0, PS1 and PS2 in SFR WDTCON are used to set the period of the Watchdog Timer from 16K to 2048K instruction cycles. The available timer periods are shown in Table 8-1. The WDT time-out period is dependent upon the external clock frequency.

The WDT is disabled by Power-on Reset and during Power-down mode. When WDT times out without being serviced or disabled, an internal RST pulse is generated to reset the CPU. See Table 8-1 for the WDT period selections.

| | WDT Prescaler Bits | | Period (Nominal for |
|-----|--------------------|-----|----------------------------|
| PS2 | PS1 | PS0 | F _{CLK} = 12 MHz) |
| 0 | 0 | 0 | 16 ms |
| 0 | 0 | 1 | 32 ms |
| 0 | 1 | 0 | 64 ms |
| 0 | 1 | 1 | 128 ms |
| 1 | 0 | 0 | 256 ms |
| 1 | 0 | 1 | 512 ms |
| 1 | 1 | 0 | 1024 ms |
| 1 | 1 | 1 | 2048 ms |

 Table 8-1.
 Watchdog Timer Time-out Period Selection

8.1 Watchdog Control Register


The WDTCON register contains control bits for the Watchdog Timer (shown in Table 8-2).

| Table 8-2. | WDTCON – Watchdog Control Register |
|------------|------------------------------------|
|------------|------------------------------------|

| WDTCON Address = A7H Reset Value = 0000 0000B | | | | | | | | | |
|---|-----|-----|-----|--------|--------|------|--------|-------|--|
| Not Bit Addressable | | | | | | | | | |
| | | | | | | | | | |
| | PS2 | PS1 | PS0 | WDIDLE | DISRTO | HWDT | WSWRST | WDTEN | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | | | | | | | | |

| Symbol | Function |
|-------------------|--|
| PS2 PS1 PS0 | Prescaler bits for the watchdog timer (WDT). When all three bits are cleared to 0, the watchdog timer has a nominal period of 16K machine cycles, (i.e. 16 ms at a XTAL frequency of 12 MHz in normal mode or 6 MHz in x2 mode). When all three bits are set to 1, the nominal period is 2048K machine cycles, (i.e. 2048 ms at 12 MHz clock frequency in normal mode or 6 MHz in x2 mode). |
| WDIDLE | Enable/disable the Watchdog Timer in IDLE mode. When WDIDLE = 0, WDT continues to count in IDLE mode. When WDIDLE = 1, WDT freezes while the device is in IDLE mode. |
| DISRTO | Enable/disable the WDT-driven Reset Out (WDT drives the RST pin). When DISRTO = 0, the RST pin is driven high after WDT times out and the entire board is reset. When DISRTO = 1, the RST pin remains only as an input and the WDT resets only the microcontroller internally after WDT times out. |
| HWDT | Hardware mode select for the WDT. When HWDT = 0, the WDT can be turned on/off by simply setting or clearing WDTEN in the same register (this is the software mode for WDT). When HWDT = 1, the WDT has to be set by writing the sequence 1EH/E1H to the WDTRST register (with address 0A6H) and after being set in this way, WDT cannot be turned off except by reset, warm or cold (this is the hardware mode for WDT). To prevent the hardware WDT from resetting the entire device, the same sequence 1EH/E1H must be written to the same WDTRST SFR before the timeout interval. |
| WSWRST | Watchdog software reset bit. If HWDT = 0 (i.e. WDT is in software controlled mode), when set by software, this bit resets WDT. After being set by software, WSWRST is reset by hardware during the next machine cycle. If HWDT = 1, this bit has no effect, and if set by software, it will not be cleared by hardware. |
| WDTEN | Watchdog software enable bit. When HWDT = 0 (i.e. WDT is in software-controlled mode), this bit enables WDT when set to 1 and disables WDT when cleared to 0 (it does not reset WDT in this case, but just freezes the existing counter state). If HWDT = 1, this bit is READ-ONLY and reflects the status of the WDT (whether it is running or not). |

Figure 8-1. Software Mode – Watchdog Timer Sequence







9. Timer 0 and 1

Timer 0 and Timer 1 in the AT89S8253 operate the same way as Timer 0 and Timer 1 in the AT89S51 and AT89S52. For more detailed information on the Timer/Counter operation, please click on the document link below:

http://www.atmel.com/dyn/resources/prod_documents/DOC4316.PDF

10. Timer 2

Timer 2 is a 16-bit Timer/Counter that can operate as either a timer or an event counter. The type of operation is selected by bit $C/\overline{12}$ in the SFR T2CON (see Table 10-2 on page 15). Timer 2 has three operating modes: capture, auto-reload (up or down counting), and baud rate generator. The modes are selected by bits in T2CON, as shown in Table 10-2.

Timer 2 consists of two 8-bit registers, TH2 and TL2. In the Timer function, the TL2 register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T2. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since two machine cycles (24 oscillator periods) are required to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure that a given level is sampled at least once before it changes, the level should be held for at least one full machine cycle.

| RCLK + TCLK | CP/RL2 | TR2 | MODE |
|-------------|--------|-----|---------------------|
| 0 | 0 | 1 | 16-bit Auto-reload |
| 0 | 1 | 1 | 16-bit Capture |
| 1 | х | 1 | Baud Rate Generator |
| Х | х | 0 | (Off) |

Table 10-1.Timer 2 Operating Modes

Table 10-2. T2CON – Timer/Counter 2 Control Register

| | Address = 00 | C8H | | | | | Reset Value | = 0000 0000B | | | |
|-----------|--|--|-----------------|------------------------------------|--|-----------------|-----------------|--------------------|---------|--|--|
| Bit Addre | | EVEO | | тони | | CP/RL2 | 1 | | | | |
| Bit | TF2 7 | EXF2 | RCLK 5 | TCLK 4 | EXEN2 3 | TR2 2 | C/T2 1 | 0 0 | - | | |
| Symbol | Functior | | | | Ũ | <u> </u> | • | Ŭ | | | |
| TF2 | Timer 2 d | Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK = 1 or TCLK = 1. | | | | | | | | | |
| EXF2 | Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1). | | | | | | | | | | |
| RCLK | Receive clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in serial port Modes 1 and 3. RCLK = 0 causes Timer 1 overflows to be used for the receive clock. | | | | | | | | | | |
| TCLK | | | | | ort to use Timer 2 to be used for the | | | nit clock in seria | al port | | |
| EXEN2 | | | | | or reload to occu EN2 = 0 causes T | | | | if | | |
| TR2 | Start/Sto | p control for Tir | ner 2. TR2 = 1 | starts the time | r. | | | | | | |
| C/T2 | Timer or triggered | | for Timer 2. C/ | $\overline{\Gamma 2} = 0$ for time | function. $C/\overline{T2}$ = | = 1 for externa | l event counter | (falling edge | | | |
| CP/RL2 | Capture/Reload select. CP/RL2 = 1 causes captures to occur on negative transitions at T2EX if EXEN2 = 1. CP/RL2 = 0 causes automatic reloads to occur when Timer 2 overflows or negative transitions occur at T2EX when EXEN2 = 1. When either RCLK or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow. | | | | | | | | | | |

10.1 Timer 2 Registers

Control and status bits are contained in registers T2CON (see Table 10-2) and T2MOD (see Table 10-3) for Timer 2. The register pair (RCAP2H, RCAP2L) are the Capture/Reload registers for Timer 2 in 16-bit capture mode or 16-bit auto-reload mode.


10.2 Capture Mode

In the capture mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 is a 16-bit timer or counter which upon overflow sets bit TF2 in T2CON. This bit can then be used to generate an interrupt. If EXEN2 = 1, Timer 2 performs the same operation, but a 1-to-0 transition at external input T2EX also causes the current value in TH2 and TL2 to be captured into RCAP2H and RCAP2L, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. The EXF2 bit, like TF2, can generate an interrupt. The capture mode is illustrated in Figure 10-1.





Figure 10-1. Timer 2 in Capture Mode



10.3 Auto-reload (Up or Down Counter)

Timer 2 can be programmed to count up or down when configured in its 16-bit auto-reload mode. This feature is invoked by the DCEN (Down Counter Enable) bit located in the SFR T2MOD (see Table 10-3). Upon reset, the DCEN bit is set to 0 so that timer 2 will default to count up. When DCEN is set, Timer 2 can count up or down, depending on the value of the T2EX pin.

| | Table 10-3. | T2MOD – Timer 2 Mode Control Register |
|--|-------------|---------------------------------------|
|--|-------------|---------------------------------------|

| T2MOD A | T2MOD Address = 0C9H Reset Value = XXXX XX00B | | | | | | | | | | | |
|---------------------|---|---|------------------|-----|---|---|---|---|--|--|--|--|
| Not Bit Addressable | | | | | | | | | | | | |
| | _ | T2OE DCEN | | | | | | | | | | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| Symbol | Symbol Function | | | | | | | | | | | |
| _ | Not imple | mented, reserv | ved for future u | se. | | | | | | | | |
| T2OE | Timer 2 C | Timer 2 Output Enable bit. | | | | | | | | | | |
| DCEN | When set | When set, this bit allows Timer 2 to be configured as an up/down counter. | | | | | | | | | | |

Figure 10-2 shows Timer 2 automatically counting up when DCEN = 0. In this mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 counts up to 0FFFFH and then sets the TF2 bit upon overflow. The overflow also causes the timer registers to be reloaded with the 16-bit value in RCAP2H and RCAP2L. The values in RCAP2H and RCAP2L are preset by software. If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at external input T2EX. This transition also sets the EXF2 bit. Both the TF2 and EXF2 bits can generate an interrupt if enabled.


Setting the DCEN bit enables Timer 2 to count up or down, as shown in Figure 10-3. In this mode, the T2EX pin controls the direction of the count. A logic 1 at T2EX makes Timer 2 count up. The timer will overflow at 0FFFFH and set the TF2 bit. This overflow also causes the 16-bit

value in RCAP2H and RCAP2L to be reloaded into the timer registers, TH2 and TL2, respectively.

A logic 0 at T2EX makes Timer 2 count down. The timer underflows when TH2 and TL2 equal the values stored in RCAP2H and RCAP2L. The underflow sets the TF2 bit and causes 0FFFFH to be reloaded into the timer registers.

The EXF2 bit toggles whenever Timer 2 overflows or underflows and can be used as a 17th bit of resolution. In this operating mode, EXF2 does not flag an interrupt.















Figure 10-4. Timer 2 in Baud Rate Generator Mode



11. Baud Rate Generator

Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON (Table 10-2). Note that the baud rates for transmit and receive can be different if Timer 2 is used for the receiver or transmitter and Timer 1 is used for the other function. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 10-4.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate according to the following equation.

Modes 1 and 3 Baud Rates = $\frac{\text{Timer 2 Overflow Rate}}{16}$

The Timer can be configured for either timer or counter operation. In most applications, it is configured for timer operation $(CP/\overline{T2} = 0)$. The timer operation is different for Timer 2 when it is used as a baud rate generator. Normally, as a timer, it increments every machine cycle (at 1/12 the oscillator frequency). As a baud rate generator, however, it increments every state time (at 1/2 the oscillator frequency). The baud rate formula is given below.

 $\frac{\text{Modes 1 and 3}}{\text{Baud Rate}} = \frac{\text{Oscillator Frequency}}{32 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]}$

where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

Timer 2 as a baud rate generator is shown in Figure 10-4. This figure is valid only if RCLK or TCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2 and will not generate an interrupt. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt.

Note that when Timer 2 is running (TR2 = 1) as a timer in the baud rate generator mode, TH2 or TL2 should not be read from or written to. Under these conditions, the Timer is incremented every state time, and the results of a read or write may not be accurate. The RCAP2 registers may be read but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

12. Programmable Clock Out


A 50% duty cycle clock can be programmed to come out on P1.0, as shown in Figure 12-1. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed to input the external clock for Timer/Counter 2 or to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz (for a 16 MHz operating frequency).


To configure the Timer/Counter 2 as a clock generator, bit $C/\overline{T2}$ (T2CON.1) must be cleared and bit T2OE (T2MOD.1) must be set. Bit TR2 (T2CON.2) starts and stops the timer.

The clock-out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L), as shown in the following equation.

Clock Out Frequency = $\frac{\text{Oscillator Frequency}}{4 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]}$

In the clock-out mode, Timer 2 rollovers will not generate an interrupt. This behavior is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and clock-out frequencies cannot be determined independently from one another since they both use RCAP2H and RCAP2L.









13. UART

The UART in the AT89S8253 operates the same way as the UART in the AT89S51 and AT89S52. For more detailed information on the UART operation, please click on the document link below:

http://www.atmel.com/dyn/resources/prod_documents/DOC4316.PDF

13.1 Enhanced UART

In addition to all of its usual modes, the UART can perform framing error detection by looking for missing stop bits, and automatic address recognition. The UART also fully supports multiprocessor communication as does the standard 80C51 UART.

When used for framing error detect, the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE, SCON.7 can only be cleared by software.

13.1.1 Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9-bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9-bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data.

The 8-bit mode is called mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

| Slave 0 | SADDR = 1100 | 0000 |
|---------|---------------------|-------------|
| | SADEN = <u>1111</u> | <u>1101</u> |
| | Given | = 1100 00X0 |
| | | |
| Slave 1 | SADDR = 1100 | 0000 |
| | SADEN = <u>1111</u> | 1110 |
| | Given | = 1100 000X |

20

In the previous example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

| Slave 0 | SADDR = 1100 | 0000 |
|---------|---------------------|-------------|
| | SADEN = <u>1111</u> | 1001 |
| | Given | = 1100 0XX0 |
| | | |
| Slave 1 | SADDR = 1110 | 0000 |
| | SADEN = <u>1111</u> | <u>1010</u> |
| | Given | = 1110 0X0X |
| | | |
| Slave 2 | SADDR = 1110 | 0000 |
| | SADEN = <u>1111</u> | 1100 |
| | Given | = 1110 00XX |
| | | |

In the previous example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2, use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are loaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51-type UART drivers which do not make use of this feature.





Table 13-1. PCON – Power Control Register

| PCON / | Addre | ess = 87H | | | | | | Reset Value | = 00xx 0000B | |
|---------|-----------------|--|-------------------|-----------------|---------------|------------|-----|-------------|--------------|--|
| Bit Add | ressa | ble | | | | | | | | |
| | S№ | 10D1 | SMOD0 | _ | POF | GF1 | GF0 | PD | IDL | |
| Bit | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Symbo | Symbol Function | | | | | | | | | |
| SMOD | 1 | Double Baud Rate bit. Doubles the baud rate of the UART in Modes 1, 2, or 3. | | | | | | | | |
| SMOD |) | Frame Error Select. When SMOD0 = 1, SCON.7 is SM0. When SMOD0 = 1, SCON.7 is FE. Note that FE will be set after a frame error regardless of the state of SMOD0. | | | | | | | | |
| POF | | Power Off Flag. POF is set to "1" during power up (i.e. cold reset). It can be set or reset under software control and is not affected by RST (i.e. warm reset). | | | | | | | | |
| GF1, G | F0 | General- | ourpose Flags | | | | | | | |
| PD | | Power-do | wn bit. Setting t | his bit activat | es power-down | operation. | | | | |
| - | | | | | | | | | | |

IDL Idle Mode bit. Setting this bit activates Idle mode operation

Table 13-2. SCON – Serial Port Control Register

| SCO | N Address = 98H | | | | | | Reset Value = | = 0000 0000B |
|-------|-----------------------|-----|-----|-----|-----|-----|---------------|--------------|
| Bit A | ddressable | | | | | | | |
| | SM0/FE | SM1 | SM2 | REN | TB8 | RB8 | T1 | RI |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | $(SMOD0 = 0/1)^{(1)}$ | | | | | | | |

| Symbol | Function | | | | | | | | |
|--------|---|---------------------|-------------------|---|--|--|--|--|--|
| FE | Framing error bit. This bit is set by the receiver when an invalid stop bit is detected. The FE bit is not cleared by valid frames but should be cleared by software. The SMOD0 bit must be set to enable access to the FE bit. FE will be set regardless of the state of SMOD0. | | | | | | | | |
| SM0 | Serial Port Mode | e Bit 0, (SMOD0 m | ust = 0 to access | s bit SM0) | | | | | |
| | Serial Port Mode | e Bit 1 | | | | | | | |
| | SM0 | SM1 | Mode | Description | Baud Rate ⁽²⁾ | | | | |
| 0.14 | 0 | 0 | 0 | shift register | f _{osc} /12 | | | | |
| SM1 | 0 | 1 | 1 | 8-bit UART | variable | | | | |
| | 1 | 0 | 2 | 9-bit UART | f _{osc} /64 or f _{osc} /32 | | | | |
| | 1 | 1 | 3 | 9-bit UART | variable | | | | |
| SM2 | Enables the Automatic Address Recognition feature in modes 2 or 3. If SM2 = 1 then RI will not be set unless the received 9th data bit (RB8) is 1, indicating an address, and the received byte is a Given or Broadcast Address. In mode 1, if SM2 = 1 then RI will not be activated unless a valid stop bit was received, and the received byte is a Given or Broadcast Address. In Mode 0, SM2 should be 0. | | | | | | | | |
| REN | Enables serial re | eception. Set by so | ftware to enable | reception. Clear by | software to disable reception. | | | | |
| TB8 | The 9th data bit | that will be transm | itted in modes 2 | and 3. Set or clear I | by software as desired. | | | | |
| RB8 | In modes 2 and 3 0, RB8 is not use | | hat was received | . In mode 1, if SM2 : | = 0, RB8 is the stop bit that was received. In moc | | | | |
| ТІ | | | | of the 8th bit time in eared by software. | mode 0, or at the beginning of the stop bit in the | | | | |
| RI | | | | f the 8th bit time in r /2). Must be cleared | mode 0, or halfway through the stop bit time in th d by software. | | | | |

Notes: 1. SMOD0 is located at PCON.6.


2. $f_{osc} = oscillator frequency.$

14. Serial Peripheral Interface

The serial peripheral interface (SPI) allows high-speed synchronous data transfer between the AT89S8253 and peripheral devices or between multiple AT89S8253 devices. The AT89S8253 SPI features include the following:

- Full-Duplex, 3-Wire Synchronous Data Transfer
- Master or Slave Operation
- Maximum Bit Frequency = f/4 (f/2 if in x2 Clock Mode)
- LSB First or MSB First Data Transfer
- Four Programmable Bit Rates in Master Mode
- End of Transmission Interrupt Flag
- Write Collision Flag Protection
- Double-Buffered Receive
- Double-Buffered Transmit (Enhanced Mode only)
- Wakeup from Idle Mode (Slave Mode only)

The interconnection between master and slave CPUs with SPI is shown in Figure 14-1. The four pins in the interface are Master-In/Slave-Out (MISO), Master-Out/Slave-In (MOSI), Shift Clock (SCK), and Slave Select (\overline{SS}). The SCK pin is the clock output in master mode, but is the clock input in slave mode. The MSTR bit in SPCR determines the directions of MISO and MOSI. Also notice that MOSI connects to MOSI and MISO to MISO. In master mode, \overline{SS} /P1.4 is ignored and may be used as a general-purpose input or output. In slave mode, \overline{SS} must be driven low to select an individual device as a slave. When \overline{SS} is driven high, the slave's SPI port is deactivated and the MOSI/P1.5 pin can be used as a general-purpose input.











Figure 14-2. SPI Block Diagram



Note: 1. The Write Data Buffer is only used in enhanced SPI mode.

The SPI has two modes of operation: normal (non-buffered write) and enhanced (buffered write). In normal mode, writing to the SPI data register (SPDR) of the master CPU starts the SPI clock generator and the data written shifts out of the MOSI pin and into the MOSI pin of the slave CPU. Transmission may start after an initial delay while the clock generator waits for the next full bit slot of the specified baud rate. After shifting one byte, the SPI clock generator stops, setting the end of transmission flag (SPIF) and transferring the received byte to the read buffer (SPDR). If both the SPI interrupt enable bit (SPIE) and the serial port interrupt enable bit (ES) are set, an interrupt is requested. Note that SPDR refers to either the write data buffer or the read data buffer, depending on whether the access is a write or read. In normal mode, because the write buffer is transparent (and a write access to SPDR will be directed to the shift buffer), any attempt to write to SPDR while a transmission is in progress will result in a write collision with WCOL set. However, the transmission will still complete normally, but the new byte will be ignored and a new write access to SPDR will be necessary.

Enhanced mode is similar to normal mode except that the write buffer holds the next byte to be transmitted. Writing to SPDR loads the write buffer and sets WCOL to signify that the buffer is full and any further writes will overwrite the buffer. WCOL is cleared by hardware when the buffered byte is loaded into the shift register and transmission begins. If the master SPI is currently idle, i.e. if this is the first byte, then after loading SPDR, transmission of the byte starts and WCOL is cleared immediately. While this byte is transmitting, the next byte may be written to SPDR. The Load Enable flag (LDEN) in SPSR can be used to determine when transmission has started. LDEN is asserted during the first four bit slots of a SPI transfer. The master CPU should first check that LDEN is set and that WCOL is cleared before loading the next byte. In enhanced mode, if WCOL is set when a transfer completes, i.e. the next byte is available, then the SPI immediately loads the buffered byte into the shift register, resets WCOL, and continues transmission without stopping and restarting the clock generator. As long as the CPU can keep the write buffer full in this manner, multiple bytes may be transferred with minimal latency between bytes.

Table 14-1. SPCR – SPI Control Register

| SPCR Ad | dress = D5H | ł | | | | | Reset Value | = 0000 0100B | | | |
|--------------|--|---|---|-----------|---------------------------------|-----------------|-----------------|-----------------|---------|--|--|
| Not Bit Ac | Idressable | | | | | | | | | | |
| | ODIC | SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 | | | | | | | | | |
| Bit | SPIESPE76 | | 5 | 4 MSTR | 3 | 2 2 | 1 1 | 0 0 | - | | |
| Symbol | Function | | | | | | | | - | | |
| SPIE | | SPI interrupt enable. This bit, in conjunction with the ES bit in the IE register, enables SPI interrupts: SPIE = 1 and ES = 1 enable SPI interrupts. SPIE = 0 disables SPI interrupts. | | | | | | | | | |
| SPE | | SPI enable. SPI = 1 enables the SPI channel and connects \overline{SS} , MOSI, MISO and SCK to pins P1.4, P1.5, P1.6, and P1.7. SPI = 0 disables the SPI channel. | | | | | | | | | |
| DORD | Data order. DORD = 1 selects LSB first data transmission. DORD = 0 selects MSB first data transmission. | | | | | | | | | | |
| MSTR | Master/slave select. MSTR = 1 selects Master SPI mode. MSTR = 0 selects slave SPI mode. | | | | | | | | | | |
| CPOL | | | | | e. When CPOL and polarity co | | e master device | e is low when n | ot | | |
| CPHA | | | • | | controls the clo control. | ock and data re | lationship betw | een master and | d slave | | |
| SPR0 SPR1 | Please refer to figure on SPI clock phase and polarity control. SPI clock rate select. These two bits control the SCK rate of the device configured as master. SPR1 and SPR0 have no effect on the slave. The relationship between SCK and the oscillator frequency, F _{OSC} , is as follows: SPR1SPR0SCK 00f/4 (f/2 in x2 mode) 01f/16 (f/8 in x2 mode) 10f/64 (f/32 in x2 mode) 11f/128 (f/64 in x2 mode) | | | | | | | | | | |

2. Enable the master SPI prior to the slave device.

3. Slave echoes master on next Tx if not loaded with new data.





Table 14-2. SPSR – SPI Status Register

| SPSR | Address = AAH | 4 | | | | | Reset Value | = 000X XX00B | | |
|---------|---|---|------|---|---|---|--|--------------|-------|--|
| Not Bit | Addressable | | | | | | | | | |
| | | 1 | [| | 1 | 1 | | | 1 | |
| | SPIF | WCOL | LDEN | - | - | - | DISSO | ENH | - | |
| Bit | 7 | 7 6 | | 4 | 3 | 2 | 1 | 0 | | |
| Symbo | Functio | n | | | | | | | | |
| SPIF | | SPI interrupt flag. When a serial transfer is complete, the SPIF bit is set and an interrupt is generated if SPIE = 1 and ES = 1. The SPIF bit is cleared by reading the SPI status register followed by reading/writing the SPI data register. | | | | | | | | |
| WCOL | data tran the SPIF When El overwrite | When ENH = 0: Write collision flag. The WCOL bit is set if the SPI data register is written during a data transfer. During data transfer, the result of reading the SPDR register may be incorrect, and writing to it has no effect. The WCOL bit (and the SPIF bit) are cleared by reading the SPI status register followed by reading/writing the SPI data register. When ENH = 1: WCOL works in Enhanced mode as Tx Buffer Full. Writing during WCOL = 1 in enhanced mode will overwrite the waiting data already present in the Tx Buffer. In this mode, WCOL is no longer reset by the SPIF reset but is reset when the write buffer has been unloaded into the serial shift register. | | | | | | | | |
| LDEN | When El | Load enable for the Tx buffer in enhanced SPI mode. When ENH is set, it is safe to load the Tx Buffer while LDEN = 1 and WCOL = 0. LDEN is high during bits 0 - 3 and is low during bits 4 - 7 of the SPI serial byte transmission time frame. | | | | | | | | |
| DISSO | When se a single | Disable slave output bit. When set, this bit causes the MISO pin to be tri-stated so more than one slave device can share the same interface with a single master. Normally, the first byte in a transmission could be the slave address and only the selected slave should clear its DISSO bit. | | | | | | | | |
| ENH | | NH = 1, SPI is i | | | | | t write double bu er shares the sai | • | h the | |

Table 14-3. SPDR - SPI Data Register

| SPDR A | SPDR Address = 86H | | | | | | | | | |
|---------------------|--------------------|------|------|------|------|------|------------------------------------|------|--|--|
| Not Bit Addressable | | | | | | | = 00H (after co after warm rese | | | |
| | SPD7 | SPD6 | SPD5 | SPD4 | SPD3 | SPD2 | SPD1 | SPD0 | | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |




Figure 14-3. SPI Shift Register Diagram

The CPHA (<u>C</u>lock <u>PHA</u>se), CPOL (<u>C</u>lock <u>POL</u>arity), and SPR (<u>S</u>erial <u>P</u>eripheral clock <u>R</u>ate = baud rate) bits in SPCR control the shape and rate of SCK. The two SPR bits provide four possible clock rates when the SPI is in master mode. In slave mode, the SPI will operate at the rate of the incoming SCK as long as it does not exceed the maximum bit rate. There are also four possible combinations of SCK phase and polarity with respect to the serial data. CPHA and CPOL determine which format is used for transmission. The SPI data transfer formats are shown in Figure 14-4 and Figure 14-5. To prevent glitches on SCK from disrupting the interface, CPHA, CPOL, and SPR should be set up before the interface is enabled, and the master device should be enabled before the slave device(s).

| Symbol | Parameter | Min | Max | Units |
|-------------------|--------------------------|--------------------------|-----|-------|
| t _{CLCL} | Oscillator Period | 41.6 | | ns |
| t _{SCK} | Serial Clock Cycle Time | 4t _{CLCL} | | ns |
| t _{SHSL} | Clock High Time | t _{SCK} /2 - 25 | | ns |
| t _{SLSH} | Clock Low Time | t _{SCK} /2 - 25 | | ns |
| t _{SR} | Rise Time | | 25 | ns |
| t _{SF} | Fall Time | | 25 | ns |
| t _{SIS} | Serial Input Setup Time | 10 | | ns |
| t _{SIH} | Serial Input Hold Time | 10 | | ns |
| t _{SOH} | Serial Output Hold Time | | 10 | ns |
| t _{SOV} | Serial Output Valid Time | | 35 | ns |

 Table 14-4.
 SPI Master Characteristics







| Symbol | Parameter | Min | Max | Units |
|-------------------|--------------------------|----------------------------|-----|-------|
| t _{CLCL} | Oscillator Period | 41.6 | | ns |
| t _{scк} | Serial Clock Cycle Time | 4t _{CLCL} | | ns |
| t _{SHSL} | Clock High Time | 1.5 t _{CLCL} - 25 | | ns |
| t _{SLSH} | Clock Low Time | 1.5 t _{CLCL} - 25 | | ns |
| t _{SR} | Rise Time | | 25 | ns |
| t _{SF} | Fall Time | | | ns |
| t _{SIS} | Serial Input Setup Time | 10 | | ns |
| t _{SIH} | Serial Input Hold Time | 10 | | ns |
| t _{SOH} | Serial Output Hold Time | | 10 | ns |
| t _{SOV} | Serial Output Valid Time | | 35 | ns |
| t _{SOE} | Output Enable Time | | 10 | ns |
| t _{SOX} | Output Disable Time | | 25 | ns |
| t _{SSE} | Slave Enable Lead Time | 4 t _{CLCL} +50 | | ns |
| t _{SSD} | Slave Disable Lag Time | 0 | | ns |

Table 14-5.SPI Slave Characteristics

Figure 14-4. SPI Master Timing (CPHA = 0)










Figure 14-6. SPI Master Timing (CPHA = 1)














Figure 14-8. SPI Transfer Format with CPHA = 0



Note: *Not defined but normally MSB of character just received



Note: *Not defined but normally LSB of previously transmitted character

15. Interrupts

The AT89S8253 has a total of six interrupt vectors: two external interrupts (INTO and INT1), three timer interrupts (Timers 0, 1, and 2), and the serial port interrupt. These interrupts are all shown in Figure 15-1.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

Note that Table 15-1 shows that bit position IE.6 is unimplemented. User software should not write a 1 to this bit position, since it may be used in future AT89 products.

Timer 2 interrupt is generated by the logical OR of bits TF2 and EXF2 in register T2CON. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt, and that bit will have to be cleared in software.

The serial interrupt is the logical OR of bits RI and TI in register SCON and also bit SPIF in SPSR (if SPIE in SPCR is set). None of these flags is cleared by hardware when the service routine is vectored to. The service routine may have to determine whether the UART or SPI generated the interrupt.

The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle. However, the Timer 2 flag, TF2, is set at S2P2 and is polled in the same cycle in which the timer overflows.

AT89S8253

| Interrupt | Source | Vector Address |
|----------------------|------------------|----------------|
| System Reset | RST or POR | 0000H |
| External Interrupt 0 | IEO | 0003H |
| Timer 0 Overflow | TF0 | 000BH |
| External Interrupt 1 | IE1 | 0013H |
| Timer 1 Overflow | TF1 | 001BH |
| Serial Port | RI or TI or SPIF | 0023H |

Table 15-1. Interrupt Enable (IE) Register

| IE Address | IE Address = A8H Reset Value = 0X00 0000B | | | | | | | | | | |
|------------|---|--------------|---|------------------|----------------|------------------|-------------|-----|--|--|--|
| Bit Addres | sable | | | | | | | | | | |
| | | | | | | | | | | | |
| | EA | _ | ET2 | ES | ET1 | EX1 | ET0 | EX0 | | | |
| E | Enable Bit = 1 enables the interrupt, 0 disables the interrupt. | | | | | | | | | | |
| Symbol | Position | Function | Inction | | | | | | | | |
| EA | IE.7 | | Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit. | | | | | | | | |
| - | IE.6 | Reserved. | | | | | | | | | |
| ET2 | IE.5 | Timer 2 int | errupt enable | bit. | | | | | | | |
| ES | IE.4 | SPI and U | ART interrupt | enable bit. | | | | | | | |
| ET1 | IE.3 | Timer 1 int | errupt enable | bit. | | | | | | | |
| EX1 | IE.2 | External in | External interrupt 1 enable bit. | | | | | | | | |
| ET0 | IE.1 | Timer 0 int | Timer 0 interrupt enable bit. | | | | | | | | |
| EX0 | IE.0 | External in | terrupt 0 enal | ole bit. | | | | | | | |
| User softw | are should n | ever write 1 | s to reserved I | oits, because th | ney may be use | ed in future AT8 | 9 products. | | | | |

Table 15-2. IP – Interrupt Priority Register

| IP = B8H Reset Value = XX00 0000B | | | | | | | | |
|-----------------------------------|---|---|-----|----|-----|-----|-----|-----|
| Bit Addressable | | | | | | | | |
| | _ | _ | PT2 | PS | PT1 | PX1 | PT0 | PX0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

| Symbol | Function | | | | |
|--------|------------------------------------|--|--|--|--|
| PT2 | Timer 2 Interrupt Priority Low | | | | |
| PS | Serial Port Interrupt Priority Low | | | | |
| PT1 | Timer 1 Interrupt Priority Low | | | | |
| PX1 | External Interrupt 1 Priority Low | | | | |
| PT0 | Timer 0 Interrupt Priority Low | | | | |
| PX0 | External Interrupt 0 Priority Low | | | | |






Table 15-3. IPH – Interrupt Priority High Register

| IPH = | H = B7H Reset Value = XX00 0000B | | | | | | | | |
|--------|----------------------------------|------------------------------------|--------|-----|------|------|------|------|--|
| Not Bi | t Addressable | | | | | | | | |
| | - | - | PT2H | PSH | PT1H | PX1H | PT0H | PX0H | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Symbol | Function | | | | | | | | |
| PT2H | Timer 2 Inte | Timer 2 Interrupt Priority High | | | | | | | |
| PSH | Serial Port In | nterrupt Priorit | y High | | | | | | |
| PT1H | Timer 1 Inte | rrupt Priority H | ligh | | | | | | |
| PX1H | External Inte | errupt 1 Priority | y High | | | | | | |
| PT0H | Timer 0 Inte | Timer 0 Interrupt Priority High | | | | | | | |
| PX0H | External Inte | External Interrupt 0 Priority High | | | | | | | |


Figure 15-1. Interrupt Sources



32 AT89S8253


16. Oscillator Characteristics

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 16-1 (A) and (B). Either a quartz crystal or ceramic resonator may be used. For frequencies above 16MHz it is recommended that C1 be replaced with R1 for improved startup performance. Note that the internal structure of the devices adds about 10 pF of capacitance to both XTAL1 and XTAL2. The total capacitance on XTAL1 or XTAL2, including the external load capacitor (C1/C2) plus internal device load, board trace and crystal loadings, should not exceed 20 pF. Figure 16-2, 16-3, 16-4 and 16-5 illustrate the relationship between clock loading and the respective resulting clock amplitudes.





Note: C1, C2 = 0–10 pF for Crystals = 0–10 pF for Ceramic Resonators R1 = 4–5 M Ω










Figure 16-3. Quartz Crystal Clock Source (B)






Figure 16-4. Ceramic Resonator Clock Source (A)








To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 16-6.





17. Idle Mode

In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. This mode is invoked by software. The content of the on-chip RAM and all the special functions registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.

Note that when idle mode is terminated by a hardware reset, the device normally resumes program execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.





| Mode | Program Memory | ALE | PSEN | PORT0 | PORT1 | PORT2 | PORT3 | |
|------------|----------------|-----|------|-------|-------|---------|-------|--|
| Idle | Internal | 1 | 1 | Data | Data | Data | Data | |
| Idle | External | 1 | 1 | Float | Data | Address | Data | |
| Power-down | Internal | 0 | 0 | Data | Data | Data | Data | |
| Power-down | External | 0 | 0 | Float | Data | Data | Data | |

Table 17-1. Status of External Pins During Idle and Power-down Modes

18. Power-down Mode

In the power-down mode, the oscillator is stopped and the instruction that invokes power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the power-down mode is terminated. Exit from power-down can be initiated either by a hardware reset or by an enabled external interrupt. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before V_{cc} is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.

To exit power-down via an interrupt, external interrupt pin P3.2 or P3.3 must be kept low for at least the specified required crystal oscillator start up time. Afterwards, the interrupt service routine starts at the **rising edge** of the external interrupt pin if the SFR bit AUXR.1 is set. If AUXR.1 is reset (cleared), execution starts after a self-timed interval of 2 ms (nominal) from the **falling edge** of the external interrupt pin. The user should not attempt to enter (or re-enter) the powerdown mode for a minimum of 4 µs until after one of the following conditions has occurred: Start of code execution (after any type of reset), or Exit from power-down mode.

19. Program Memory Lock Bits

The AT89S8253 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in Table 19-1. When lock bit 1 is programmed, the logic level at the \overline{EA} pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of \overline{EA} must agree with the current logic level at that pin in order for the device to function properly. Once programmed, the lock bits can only be unprogrammed with the Chip Erase operation in either the parallel or serial modes.

| Рі | Program Lock Bits | | ts | | |
|----|-------------------|-----|-----|--|--|
| | LB1 | LB2 | LB3 | Protection Type | |
| 1 | U | U | U | No internal memory lock feature. | |
| 2 | Ρ | U | U | MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory. EA is sampled and latched on reset and further programming of the Flash memory (parallel or serial mode) is disabled. | |
| 3 | Р | Р | U | Same as Mode 2, but parallel or serial verify are also disabled. | |
| 4 | Р | Р | Р | Same as Mode 3, but external execution is also disabled. | |

 Table 19-1.
 Lock Bit Protection Modes⁽¹⁾

Note: 1. U = Unprogrammed; P = Programmed

20. Programming the Flash and EEPROM

Atmel's AT89S8253 Flash microcontroller offers 12K bytes of In-System reprogrammable Flash code memory and 2K bytes of EEPROM data memory.

The AT89S8253 is normally shipped with the on-chip Flash code and EEPROM data memory arrays in the erased state (i.e. contents = FFH) and ready to be programmed. This device supports a parallel programming mode and a serial programming mode. The serial programming mode provides a convenient way to reprogram the AT89S8253 inside the user's system. The parallel programming mode is compatible with conventional third-party Flash or EPROM programmers.

The code and data memory arrays are mapped via separate address spaces in the parallel and serial programming modes: 0000H to 2FFFH for code memory and 000H to 7FFH for data memory.

The code and data memory arrays in the AT89S8253 are programmed byte-by-byte or by page in either programming mode. To reprogram any non-blank byte in the parallel or serial mode, the user needs to invoke the Chip Erase operation first to erase both arrays since there is no built-in auto-erase capability.

Parallel Programming Algorithm: To program and verify the AT89S8253 in the parallel programming mode, the following sequence is recommended (see Figure 26-1):

- 1. Power-up sequence:
 - a. Apply power between V_{CC} and GND pins.
 - b. Set RST pin to "H".
 - c. Apply a 3 MHz to 24 MHz clock to XTAL1 pin and wait for at least 10 ms.
- 2. Set PSEN pin to "L"
 - a. ALE pin to "H"
 - b. EA pin to "H" and all other pins to "H".
- 3. Raise \overline{EA}/VPP to 12V to enable Flash programming, erase or verification. Enable the P3.0 pull-up (10 K Ω typical) for RDY/ \overline{BSY} operation.
- Apply the appropriate combination of "H" or "L" logic levels to pins P3.3, P3.4, P3.5, P3.6, P3.7 to select one of the programming operations shown in the Flash Programming Modes table.
- 5. Apply the desired byte address to pins P1.0 to P1.7 and P2.0 to P2.5.
 - a. Apply data to pins P0.0 to P0.7 for write code operation.
- 6. Pulse ALE/PROG once to load a byte in the code memory array, the data memory array, or the lock bits.
- 7. Repeat steps 5 and 6, changing the address and data for up to 64 bytes in the code memory page or 32 bytes in the data memory (EEPROM) page. When loading a page with individual bytes, the interval between consecutive byte loads should be no longer than 150 µs. Otherwise the device internally times out and assumes that the page load sequence is completed, rejecting any further loads before the page programming sequence has finished. This timing restriction also applies to Page Write of the 64-byte User Row.
- 8. After the last byte of the current page has been loaded, wait for 5 ms or monitor the RDY/BUSY pin until it transitions high. The page write cycle is self-timed and typically takes less than 5 ms.
- 9. To verify the last byte of the page just programmed, bring pin P3.4 to "L" and read the programmed data at pins P0.0 to P0.7.





- 10. Repeat steps 4 through 7 changing the address and data for the entire array or until the end of the object file is reached.
- 11. Power-off sequence:
 - a. Tri-state the address and data inputs.
 - b. Disable the P3.0 pullup used for RDY/BUSY operation.
 - c. Set XTAL1 to "L".
 - d. Set RST and EA pins to "L".
 - e. Turn V_{CC} power off.

Data Polling: The AT89S8253 features DATA Polling to indicate the end of any programming cycle. During a write cycle in the parallel or serial programming mode, an attempted read of the last loaded byte will result in the complement of the written datum on P0.7 (parallel mode), and on the MSB of the serial output byte on MISO (serial mode). Once the write cycle has been completed, true data are valid on all outputs, and the next cycle may begin. DATA Polling may begin any time after a write cycle has been initiated.

Ready/Busy: The progress of byte programming in the parallel programming mode can also be monitored by the RDY/ \overline{BSY} output signal. Pin P3.0 is pulled Low after ALE goes High during programming to indicate \overline{BUSY} . P3.0 is pulled High again when programming is done to indicate READY. P3.0 needs an external pullup (typical 10 K Ω) when functioning as RDY/ \overline{BSY} .

Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed Code or Data byte can be read back via the address and data lines for verification. The state of the lock bits can also be verified directly in the parallel and serial programming modes.

Chip Erase: Both Flash and EEPROM arrays are erased electrically at the same time. In the parallel programming mode, Chip Erase is initiated by using the proper combination of control signals. The code and data arrays are written with all "1"s during the Chip Erase operation. The User Row will also be erased if the UsrRowProEn fuse (Fuse3) = 0 (enabled state).

In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase instruction. In this mode, Chip Erase is self-timed and also takes about 8 ms.

During Chip Erase, a serial read from any address location will return 00H at the data outputs.

Serial Programming Fuse: A programmable fuse is available to disable Serial Programming if the user needs maximum system security. The Serial Programming Fuse can be disabled via both the Parallel/Serial Programming Modes, but can only be enabled via the Parallel mode.

The AT89S8253 is shipped with the Serial Programming Mode enabled.

Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows:

(030H) = 1EH indicates manufactured by Atmel (031H) = 73H indicates AT89S8253

21. Programming Interface

Every code byte in the Flash and EEPROM arrays can be written, and the entire array can be erased, by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion.

Most worldwide major programming vendors offer support for the Atmel AT89 microcontroller series. Please contact your local programming vendor for the appropriate software revision.

22. Serial Downloading

Both the code and data memory arrays can be programmed using the serial SPI bus while RST is pulled to V_{CC} . The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RST is set high, the Programming Enable instruction must be executed first before other operations can be executed.

The Chip Erase operation turns the content of every memory location in both the Code and Data arrays into FFH.

The code and data memory arrays have separate address spaces:

0000H to 2FFFH for code memory and 000H to 7FFH for data memory.

Either an external system clock is supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The maximum serial clock (SCK) frequency should be less than 1/16 of the crystal frequency. With a 24 MHz oscillator clock, the maximum SCK frequency is 1.5 MHz.

23. Serial Programming Algorithm

To program and verify the AT89S8253 in the serial programming mode, the following sequence is recommended:

- 1. Power-up sequence:
 - a. Apply power between VCC and GND pins.
 - b. Set RST pin to "H".

If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 12 MHz clock to XTAL1 pin and wait for at least 10 ms with RST pin high and P1.7 (SCK) low.

- 2. Enable serial programming by sending the Programming Enable serial instruction to pin MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less than the CPU clock at XTAL1 divided by 16.
- 3. The code or data array is programmed one byte or one page at a time by supplying the address and data together with the appropriate Write instruction. The write cycle is self-timed and typically takes less than 4.0 ms at 5V.
- 4. Any memory location can be verified by using the Read instruction which returns the content at the selected address at serial output MISO/P1.6.
- 5. At the end of a programming session, RST can be set low to commence normal operation.

Power-off sequence (if needed):

- 1. Set XTAL1 to "L" (if a crystal is not used).
- 2. Set RST to "L".
- 3. Turn V_{CC} power off.





24. Serial Programming Instruction

The Instruction Set for Serial Programming follows a 4-byte protocol and is shown in Table 24-1.

| Table 24-1. | Serial Programming Instruction Set |
|-------------|------------------------------------|
|-------------|------------------------------------|

| | | | Instruction Format | | | |
|--|-----------|--|--|---|--------|---|
| Instruction | Byte 1 | Byte 2 | Byte 3 | Byte 4 | Byte n | Operation |
| Programming Enable | 1010 1100 | 0101 0011 | XXXX XXXX | XXXX XXXX | | Enable Serial Programming while RST is high |
| Chip Erase | 1010 1100 | 100x xxxx | XXXX XXXX | XXXX XXXX | | Chip Erase both the 12K and 2K memory arrays |
| Write Program Memory (Byte Mode) | 0100 0000 | A13 A12 A11 A10 A8 A9 | A7 A5 A3 A3 A1 A2 A1 A2 | D01 01 01 02 02 02 02 02 02 02 02 02 02 02 02 02 | | Write data to Program Memory – Byte Mode |
| Read Program Memory (Byte Mode) | 0010 0000 | A13 A12 A11 A11 A10 A8 | A7 A5 A4 A3 A2 A1 A1 | D7 D6 D4 D3 D3 D2 D1 | | Read data from Program Memory – Byte Mode |
| Write Program Memory (Page Mode) | 0101 0000 | A13 A12 A11 A10 A8 A8 | ¥ 9 00 000 B | Byte 0 B | yte 63 | Write data to Program Memory – Page Mode (64 bytes) |
| Read Program Memory (Page Mode) | 0011 0000 | A13 A12 A11 A11 A10 A8 | ¥ ط ∀ 8 | Byte 0 B | yte 63 | Read data from Program Memory – Page Mode (64 bytes) |
| Write Data Memory (Byte Mode) | 1100 0000 | XXXX X008A | A7 A5 A3 A3 A1 A1 | D5 D5 D4 D3 D1 D2 D1 | | Write data to Data Memory – Byte Mode |
| Read Data Memory (Byte Mode) | 1010 0000 | XXXX X 0 0 8 A 0 0 8 | A7 A5 A3 A3 A1 A1 | D5 D5 D4 D3 D1 D2 D1 | | Read data from Data Memory – Byte Mode |
| Write Data Memory (Page Mode) | 1101 0000 | XXXX X 0 6 8 A 0 0 A A 0 0 A | 0000 0 20 A A | Byte 0 B | yte 31 | Write data to Data Memory – Page Mode (32 bytes) |
| Read Data Memory (Page Mode) | 1011 0000 | XXXX X 0 6 8 A A 10 A 10 | 0000 0 22 8 4 4 | Byte 0 B | yte 31 | Read data from Data Memory – Page Mode (32 bytes) |
| Write User Fuses | 1010 1100 | FUSE4 FUSE4 FUSE5 FUSE5 FUSE5 FUSE5 | xxxx xxxx | XXXX XXXX | | Write user fuse bits (refer to next page for the fuse definitions) |
| Read User Fuses | 0010 0001 | XXXX XXXX | XXXX XXXX | FUSE2 FUSE FUSE FUSE2 FU | | Read back status of user fuse bits |
| Write Lock Bits | 1010 1100 | 1110 0 gg gg gg | xxxx xxxx | XXXX XXXX | | Write the lock bits (write a "0" to lock) |
| Read Lock Bits | 0010 0100 | XXXX XXXX | XXXX XXXX | LB1 LB2 LB1 | | Read back current status of the lock bits (a programmed lock bit reads back as a "0") |
| Write User Sgn. Byte | 0100 0010 | XXXX XXXX | 40 47 47 47 47 47 47 47 40 40 40 40 40 40 40 40 40 40 40 40 40 | 01223 24550 | | |
| Read User Sgn. Byte | 0010 0010 | XXXX XXXX | A 4 5 3 4 4 5 XX A 4 5 3 4 4 5 XX | D7 D5 D4 D3 D1 D1 D1 D1 | | |
| Write User Sgn. Page | 0101 0010 | XXXX XXXX | XXXX XXXX | Byte 0 B | yte 63 | |
| Read User Sgn. Page | 0011 0010 | XXXX XXXX | XXXX XXXX | Byte 0 B | yte 63 | |
| Read ATMEL Sgn. Byte | 0010 1000 | XXXX XXXX | A0 42 44 45 XX | D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D | | Read Signature Byte |

After Reset signal is high, SCK should be low for at least 64 system clocks before it goes high to clock in the enable data bytes. No pulsing of Reset signal is necessary. SCK should be no faster than 1/16 of the system clock at pin XTAL1.

For Page Read/Write, the data always starts from byte 0 to 31 or 63. After the command byte and upper address byte are latched, each byte thereafter is treated as data until all 32 or 64 bytes are shifted in/out. Then the next instruction will be ready to be decoded.

25. Flash and EEPROM Parallel Programming Modes

| | | | | | | | | | | | | Data I/O | Address P2.5:0, |
|---------------------------|------------------------|-------------------------|-----|------|--------|------|------|------|------|------|------|----------|--------------------|
| Mode | | | RST | PSEN | \sim | EA | P3.3 | P3.4 | P3.5 | P3.6 | P3.7 | P0.7:0 | P1.7:0 |
| Serial Prog. | Modes ⁽¹⁾ | | н | h | h | | | | | | | | |
| Chip Erase ⁽² |) | | н | L | 1.0 µs | 12V | н | L | Н | L | L | Х | х |
| Page Write ⁽³ |)(4)(5) | 12K Code | н | L | 1.0 µs | 12V | L | Н | н | н | н | DI | ADDR |
| Read | | 12K Code | н | L | Н | 12V | L | L | н | н | н | DO | ADDR |
| Page Write ⁽³ |)(4)(6) | 2K Data | Н | L | 1.0 µs | 12V | L | Н | L | Н | Н | DI | ADDR |
| Read | | 2K Data | н | L | н | 12V | L | L | L | Н | н | DO | ADDR |
| | | Bit - 1 | | | | | | | | | | D0 = 0 | х |
| Write Lock B | Bits ⁽²⁾⁽⁴⁾ | Bit - 2 | н | L | 1.0 µs | 12V | н | L | Н | н | L | D1 = 0 | х |
| | | Bit - 3 | | | | | | | | | | D2 = 0 | х |
| | | Bit - 1 | | | | | | | | | | D0 | Х |
| Read Lock E | Bits | Bit - 2 | н | L | Н | 12V | Н | н н | н н | L | L | D1 | х |
| | | Bit - 3 | | | | | | | | | | D2 | х |
| Page Write ⁽³ |)(4)(5) | User Row | н | L | 1.0 µs | 12V | н | L | н | н | н | DI | 0 - 3FH |
| Read | | User Row | н | L | Н | 12V | L | L | Н | L | н | DO | 0 - 3FH |
| Read | | Sig. Row | н | L | н | 12V | L | L | н | L | L | DO | 0 - 3FH |
| | F und (| SerialPrgEn | | | | | | | | | | D0 = 0 | х |
| | Fuse1 | SerialPrgDis | | | | | | | | | | D0 = 1 | х |
| | | x2 ClockEn | | | | | | | | | | D1 = 0 | Х |
| Write | Fuse2 | x2 ClockDis | | | | 1011 | | | | | | D1 = 1 | х |
| Fuse ⁽²⁾⁽⁴⁾⁽⁷⁾ | | UsrRowPrgEn | Н | L | 1.0 µs | 12V | L | Н | Н | L | Н | D2 = 0 | х |
| | Fuse3 | UsrRowPrgDis | | | | | | | | | | D2 = 1 | х |
| | F | External Clock En | | | | | | | | | | D3 = 0 | х |
| | Fuse4 | Crystal Clock En | | | | | | | | | | D3 = 1 | х |
| | • | SerialPrg (Fuse1) | | | | | | | | | | D0 | Х |
| | | x2 Clock (Fuse2) | | | | | | | | | | D1 | Х |
| Read Fuse | | UsrRow Prg (Fuse3) | н | L | н | 12V | н | нн | н н | 4 L | н | D2 | x |
| | | Clock Select (Fuse4) | | | | | | | | | | D2 | х |

Notes: 1. See detailed timing for Serial Programming Mode.

2. Internally timed for 8.0 ms.

3. Internally timed for 8.0 ms. Programming begins 150 μ s (minimum) after the last write pulse.

4. P3.0 is pulled low during programming to indicate RDY/BSY

- 5. 1 to 64 bytes can be programmed at a time per page.
- 6. 1 to 32 bytes can be programmed at a time per page.
- 7. Fuse Definitions:


Fuse1 (Serial Programming Fuse): This fuse enables/disables the serial programming mode (ISP). **Fuse2** (x2 Mode Selection Fuse): This fuse enables/disables the internal x2 clock mode.






Fuse3 (User Row Access Fuse): This fuse enables/disables writing to the programmable user row. **Fuse4** (Clock Selection Fuse): This fuse selects between an external clock source and a quartz crystal as the clock input.

Programming the Flash/EEPROM Memory (Parallel Mode)








AT89S8253









26. Flash Programming and Verification Characteristics – Parallel Mode

 T_A = 20°C to 30°C, V_{CC} = 4.0V to 5.5V


| Symbol | Parameter | Min | Мах | Units |
|---------------------|-------------------------------------|------|------|-------|
| V _{PP} | Programming Enable Voltage | 11.5 | 12.5 | V |
| I _{PP} | Programming Enable Current | | 1.0 | mA |
| 1/t _{CLCL} | Oscillator Frequency | 3 | 24 | MHz |
| t _{PWRUP} | Power On to RST High ⁽¹⁾ | 10 | | μs |
| t _{RHX} | RST High to XTAL Start | 10 | | μs |
| t _{OSTL} | Oscillator Settling Time | 10 | | ms |
| t _{HSTL} | High Voltage Settling Time | 10 | | μs |
| t _{MSTP} | Mode Setup to PROG Low | 1 | | μs |
| t _{ASTP} | Address Setup to PROG Low | 1 | | μs |
| t _{DSTP} | Data Setup to PROG Low | 1 | | μs |
| t _{PGW} | PROG Width | 1 | | μs |
| t _{AHLD} | Address Hold after PROG | 1 | | μs |
| t _{DHLD} | Data Hold after PROG | 1 | | μs |
| t _{BLT} | Byte Load Period | 1 | 150 | μs |
| t _{PHBL} | PROG High to BUSY Low | | 256 | μs |
| t _{WC} | Write Cycle Time ⁽²⁾ | | 4.5 | ms |
| t _{MHLD} | Mode Hold After BUSY Low | 10 | | μs |
| t _{VFY} | Address to Data Verify Valid | | 1 | μs |
| t _{PSTP} | PROG Setup to V _{PP} High | 10 | | μs |
| t _{PHLD} | PROG Hold after VPP Low | 10 | | μs |
| t _{PLX} | PROG Low to XTAL Halt | 1 | | μs |
| t _{XRL} | XTAL Halt to RST Low | 1 | | μs |
| t _{PWRDN} | RST Low to Power Off | 1 | | μs |

Notes: 1. Power On occurs once V_{CC} reaches 2.4V.

2. 9 ms if Chip Erase.

AT89S8253


Figure 26-1. Flash/EEPROM Programming and Verification Waveforms – Parallel Mode








27. Serial Downloading Waveforms (SPI Mode 1 \rightarrow CPOL = 0, CPHA = 1)



28. Serial Programming Characteristics

Figure 28-1. Serial Programming Timing



| Table 28-1. | Serial Programming Characteristics, $T_A = -4$ | 0° C to 85° C, V ₀ | _{CC} = 2.7V - 5.5V | (Unless Otherw | ise Noted) |
|-------------|--|---|-----------------------------|----------------|------------|
| | | | | | |
| | | | | | |

| Symbol | Parameter | Min | Тур | Max | Units |
|---------------------|-----------------------------------|---------------------|-----|------|-------|
| 1/t _{CLCL} | Oscillator Frequency | 3 | | 24 | MHz |
| t _{CLCL} | Oscillator Period | 41.6 | | 33.3 | ns |
| t _{SHSL} | SCK Pulse Width High | 8 t _{CLCL} | | | ns |
| t _{SLSH} | SCK Pulse Width Low | 8 t _{CLCL} | | | ns |
| t _{OVSL} | MOSI Setup to SCK Low | t _{CLCL} | | | ns |
| t _{SHOX} | MOSI Hold after SCK Low | 2 t _{CLCL} | | | ns |
| t _{SHIV} | SCK High to MISO Valid | 10 | 16 | 32 | ns |
| t _{ERASE} | Chip Erase Instruction Cycle Time | | | 9 | ms |
| t _{swc} | Serial Page Write Cycle Time | | | 4.5 | ms |

29. Absolute Maximum Ratings*

| Operating Temperature55°C to +125°C |
|---|
| Storage Temperature65°C to +150°C |
| Voltage on Any Pin with Respect to Ground1.0V to +7.0V |
| Maximum Operating Voltage 6.6V |
| DC Output Current 15.0 mA |

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

30. DC Characteristics

The values shown in this table are valid for $T_A = -40^{\circ}$ C to 85°C and $V_{CC} = 2.7$ to 5.5V, unless otherwise noted

| Symbol | Parameter | Condition | Min | Мах |
|--|---|---|----------------------|----------------------------|
| V _{IL} | Input Low-voltage | (Except EA, XTAL1, RST, Port 0) | -0.5V | 0.2 V _{CC} - 0.1V |
| V _{IL1} | Input Low-voltage | (EA, XTAL1, RST, Port 0) | -0.5V | 0.3 V _{CC} |
| V _{IH} | Input High-voltage | (Except EA, XTAL1, RST, Port 0) | 0.5 V _{CC} | V _{CC} + 0.5V |
| V _{IH1} | Input High-voltage | (EA, XTAL1, RST, Port 0) | 0.7 V _{CC} | $V_{CC} + 0.5V$ |
| V _{OL} | Output Low-voltage ⁽¹⁾ | $I_{OL} = 10 \text{ mA}, V_{CC} = 4.0 \text{V}, T_{A} = 85^{\circ}\text{C}$ | | 0.5V |
| | Output High-voltage | I _{OH} = -60 μA, T _A = 85°C | 2.4V | |
| V _{OH} | When Weak Pull Ups are Enabled | I _{OH} = -25 μA, T _A = 85°C | 0.75 V _{CC} | |
| | (Ports 1, 2, 3, ALE, PSEN) | $I_{OH} = -10 \ \mu A, \ T_A = 85^{\circ}C$ | 0.9 V _{CC} | |
| V _{OH1} Output High-voltage When Strong Pull Ups are Enabled (Port 0 in External Bus Mode, P1, 2, 3) | $I_{OH} = -40 \text{ mA}, T_A = 85^{\circ}\text{C}$ | 2.4V | | |
| | When Strong Pull Ups are Enabled (Port 0 in External Bus Mode, P1, 2, 3, | $I_{OH} = -25 \text{ mA}, T_A = 85^{\circ}\text{C}$ | 0.75 V _{CC} | |
| | ALE, PSEN) | $I_{OH} = -10 \text{ mA}, T_A = 85^{\circ}\text{C}$ | 0.9 V _{CC} | |
| I _{IL} | Logical 0 Input Current (Ports 1, 2, 3) | $V_{IN} = 0.45V, V_{CC} = 5.5V, T_A = -40^{\circ}C$ | | -50 µA |
| I _{TL} | Logical 1 to 0 Transition Current (Ports 1, 2, 3) | $V_{IN} = 2V, V_{CC} = 5.5V, T_A = -40^{\circ}C$ | | -352 μA |
| I _{LI} | Input Leakage Current (Port 0, EA) | 0.45V< V _{IN} < V _{CC} | | ±10 μA |
| RRST | Reset Pull-down Resistor | | 50 KΩ | 150 KΩ |
| C _{IO} | Pin Capacitance | Test Freq. = 1 MHz, $T_A = 25^{\circ}C$ | | 10 pF |
| | Davies Constant | Active Mode, 12 MHz, $V_{CC} = 5.5V$, $T_A = -40^{\circ}C$ | | 10 mA |
| | Power Supply Current | Idle Mode, 12 MHz, V_{CC} = 5.5V, T_A = -40°C | | 3.5 mA |
| I _{CC} | Denne danse Marta(2) | $V_{CC} = 5.5V, T_A = -40^{\circ}C$ | | 100 µA |
| | Power-down Mode ⁽²⁾ | $V_{CC} = 4.0V, T_{A} = -40^{\circ}C$ | | 20 µA |

Notes: 1. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} per port pin: 10 mA, Maximum I_{OL} per 8-bit port:15 mA,

Maximum total I_{OL} for all output pins: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

2. Minimum V_{cc} for Power-down is 2V.





31. AC Characteristics


The values shown in this table are valid for $T_A = -40^{\circ}C$ to $85^{\circ}C$ and $V_{CC} = 2.7$ to 5.5V, unless otherwise noted.

Under operating conditions, load capacitance for Port 0, ALE/ \overline{PROG} , and $\overline{PSEN} = 100 \text{ pF}$; load capacitance for all other outputs = 80 pF.


31.1 External Program and Data Memory Characteristics

| Symbol | | Variable | Variable Oscillator | | |
|-------------------|------------------------------------|-------------------------|-------------------------|-------|--|
| | Parameter | Min | Max | Units | |
| | Oscillator Frequency | 0 | 24 | MHz | |
| | ALE Pulse Width | 2t _{CLCL} - 12 | | ns | |
| t _{AVLL} | Address Valid to ALE Low | t _{CLCL} - 12 | | ns | |
| LLAX | Address Hold after ALE Low | t _{CLCL} - 16 | | ns | |
| LLIV | ALE Low to Valid Instruction In | | 4t _{CLCL} - 50 | ns | |
| LLPL | ALE Low to PSEN Low | t _{CLCL} - 12 | | ns | |
| PLPH | PSEN Pulse Width | 3t _{CLCL} - 12 | | ns | |
| t _{PLIV} | PSEN Low to Valid Instruction In | | 3t _{CLCL} - 50 | ns | |
| PXIX | Input Instruction Hold after PSEN | -10 | | ns | |
| t _{PXIZ} | Input Instruction Float after PSEN | | t _{CLCL} - 20 | ns | |
| t _{PXAV} | PSEN to Address Valid | t _{CLCL} - 4 | | ns | |
| AVIV | Address to Valid Instruction In | | 5t _{CLCL} - 50 | ns | |
| PLAZ | PSEN Low to Address Float | | 20 | ns | |
| t _{RLRH} | RD Pulse Width | 6t _{CLCL} | | ns | |
| t _{wlwh} | WR Pulse Width | 6t _{CLCL} | | ns | |
| RLDV | RD Low to Valid Data In | | 5t _{CLCL} - 50 | ns | |
| RHDX | Data Hold after RD | 0 | | ns | |
| RHDZ | Data Float after RD | | 2t _{CLCL} - 20 | ns | |
| LLDV | ALE Low to Valid Data In | | 8t _{CLCL} - 50 | ns | |
| AVDV | Address to Valid Data In | | 9t _{CLCL} - 50 | ns | |
| LLWL | ALE Low to RD or WR Low | 3t _{CLCL} - 24 | 3t _{CLCL} | ns | |
| AVWL | Address to RD or WR Low | 4t _{CLCL} - 12 | | ns | |
| QVWX | Data Valid to WR Transition | 2t _{CLCL} - 24 | | ns | |
| QVWH | Data Valid to WR High | 8t _{CLCL} - 24 | | ns | |
| WHQX | Data Hold after WR | 2t _{CLCL} - 24 | | ns | |
| RLAZ | RD Low to Address Float | | 0 | ns | |
| WHLH | RD or WR High to ALE High | t _{CLCL} - 10 | t _{CLCL} + 20 | ns | |
| t _{whax} | Address Hold after RD or WR High | t _{CLCL} - 10 | | ns | |

32. External Program Memory Read Cycle




33. External Data Memory Read Cycle










34. External Data Memory Write Cycle

35. External Clock Drive Waveforms




36. External Clock Drive

| | | V _{CC} = 2.7\ | V to 5.5V | | |
|---------------------|----------------------|------------------------|-----------|-------|--|
| Symbol | Parameter | Min | Max | Units | |
| 1/t _{CLCL} | Oscillator Frequency | 0 | 24 | MHz | |
| t _{CLCL} | Clock Period | 41.6 | | ns | |
| t _{CHCX} | High Time | 12 | | ns | |
| t _{CLCX} | Low Time | 12 | | ns | |
| t _{CLCH} | Rise Time | | 5 | ns | |
| t _{CHCL} | Fall Time | | 5 | ns | |


37. Serial Port Timing: Shift Register Mode Test Conditions

| | | Variable Oscillator | | |
|--------|-----------|---------------------|-----|-------|
| Symbol | Parameter | Min | Мах | Units |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

38. Shift Register Mode Timing Waveforms




39. AC Testing Input/Output Waveforms⁽¹⁾



Note: 1. AC Inputs during testing are driven at V_{CC} - 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at V_{IH} min. for a logic 1 and V_{IL} max. for a logic 0.


40. Float Waveforms⁽¹⁾









41. I_{CC} Test Condition, Active Mode, All Other Pins are Disconnected




42. I_{CC} Test Condition, Idle Mode, All Other Pins are Disconnected



43. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes, $t_{CLCH} = t_{CHCL} = 5$ ns





44. I_{CC} Test Condition, Power-down Mode, All Other Pins are Disconnected, V_{CC} = 2V to 5.5V



⁵² AT89S8253

45. I_{CC} (Active Mode) Measurements











46. I_{CC} (Idle Mode) Measurements



47. I_{CC} (Power Down Mode) Measurements



48. Ordering Information

48.1 Green Package (Pb/Halide-free)

| Speed (MHz) | Power Supply | Ordering Code | Package | Operation Range | | |
|----------------|-----------------|-----------------|---------|-------------------|-----|------------|
| | | AT89S8253-24AU | 44A | | | |
| 24 | | | | AT89S8253-24JU | 44J | Industrial |
| 24 | 2.7V to 5.5V | AT89S8253-24PU | 40P6 | (-40° C to 85° C) | | |
| | | AT89S8253-24PSU | 42PS6 | | | |


| Package Type | |
|--------------|--|
| 44 A | 44-lead, Thin Plastic Gull Wing Quad Flat Package (TQFP) |
| 44J | 44-lead, Plastic J-leaded Chip Carrier (PLCC) |
| 40P6 | 40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) |
| 42PS6 | 42-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) |






49. Package Information

49.1 44A – TQFP



56 **AT89S8253**


49.2 44J – PLCC








49.3 40P6 - PDIP



AT89S8253

49.4 42PS6 – PDIP







Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com Technical Support mcu@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2010 Atmel Corporation. All rights reserved. Atmel[®], Atmel logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.