

Features

- High-performance and Low-power AVR® 8-bit RISC Architecture
 - 118 Powerful Instructions Most Single Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Up to 8 MIPS Throughput at 8 MHz
- Data and Nonvolatile Program Memory
 - 2K/4K Bytes of In-System Programmable Flash Endurance 1,000 Write/Erase Cycles
 - 128 Bytes of SRAM
 - 128/256 Bytes of In-System Programmable EEPROM Endurance: 100,000 Write/Erase Cycles
 - Programming Lock for Flash Program and EEPROM Data Security
- Peripheral Features
 - One 8-bit Timer/Counter with Separate Prescaler
 - Expanded 16-bit Timer/Counter with Separate Prescaler,
 Compare, Capture Modes and 8-, 9- or 10-bit PWM
 - On-chip Analog Comparator
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - Programmable UART
 - 6-channel, 10-bit ADC
 - Master/Slave SPI Serial Interface
- Special Microcontroller Features
 - Brown-Out Reset Circuit
 - Enhanced Power-on Reset Circuit
 - Low-Power Idle and Power Down Modes
 - External and Internal Interrupt Sources
- Specifications
 - Low-power, High-speed CMOS Process Technology
 - Fully Static Operation
- Power Consumption at 4 MHz, 3V, 25°C
 - Active: 3.4 mA
 - Idle Mode: 1.4 mA
 - Power Down Mode: <1 μA
- I/O and Packages
 - 20 Programmable I/O Lines
 - 28-pin PDIP and 32-pin TQFP
- Operating Voltage
 - 2.7V 6.0V (AT90LS2333 and AT90LS4433)
 - 4.0V 6.0V (AT90S2333 and AT90S4433)
- Speed Grades
 - 0 4 MHz (AT90LS2333 and AT90LS4433)
 - 0 8 MHz (AT90S2333 and AT90S4433)

Pin Configurations







8-bit AVR®
Microcontroller
with 2K/4K bytes
In-System
Programmable
Flash

AT90S2333 AT90LS2333 AT90S4433 AT90LS4433

Preliminary

Rev. 1042DS-04/99



Note: This is a summary document. For the complete 103 page document, please visit our Web site at www.atmel.com or e-mail at literature@atmel.com and request literature #1042D.



Description

The AT90S2333/4433 is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the AT90S2333/4433 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The AT90S2333/4433 provides the following features: 2K/4K bytes of In-System Programmable Flash, 128/256 bytes EEPROM, 128 bytes SRAM, 20 general purpose I/O lines, 32 general purpose working registers, two flexible timer/counters with compare modes, internal and external interrupts, a programmable serial UART, 6-channel, 10-bit ADC, programmable Watchdog Timer with internal oscillator, an SPI serial port and two software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, timer/counters, SPI port and interrupt system to continue functioning. The Power Down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset.

The device is manufactured using Atmel's high density nonvolatile memory technology. The on-chip Flash program memory can be reprogrammed in-system through an SPI serial interface or by a conventional nonvolatile memory programmer. By combining a RISC 8-bit CPU with In-System Programmable Flash on a monolithic chip, the Atmel AT90S2333/4433 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.


The AT90S2333/4433 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

Table 1. Comparison Table

Device	Flash	EEPROM	SRAM	Voltage Range	Frequency
AT90S2333	2K	128B	128B	4.0V - 6.0V	0 - 8 MHz
AT90LS2333	2K	128B	128B	2.7V - 6.0V	0 - 4 MHz
AT90S4433	4K	256B	128B	4.0V - 6.0V	0 - 8 MHz
AT90LS4433	4K	256B	128B	2.7V - 6.0V	0 - 4 MHz

Block Diagram

Figure 1. The AT90S2333/4433 Block Diagram







Pin Descriptions

VCC

Supply voltage

GND

Ground

Port B (PB5..PB0)

Port B is a 6-bit bi-directional I/O port with internal pullup resistors. The Port B output buffers can sink 20 mA. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated.

Port B also serves the functions of various special features of the AT90S2333/4433.

The port B pins are tristated when a reset condition becomes active, even if the clock is not running.

Port C (PC5..PC0)

Port C is a 6-bit bi-directional I/O port with internal pullup resistors. The Port C output buffers can sink 20 mA. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. Port C also serves as the analog inputs to the A/D Converter.

The port C pins are tristated when a reset condition becomes active, even if the clock is not running.

Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors. The Port D output buffers can sink 20 mA. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated.

Port D also serves the functions of various special features of the AT90S2333/4433.

The port D pins are tristated when a reset condition becomes active, even if the clock is not running.

RESET

Reset input. An external reset is generated by a low level on the RESET pin. Reset pulses longer than 50 ns will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset.

XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting oscillator amplifier

AVCC

This is the supply voltage pin for the A/D Converter. It should be externally connected to V_{CC} via a low-pass filter. See Datasheet for details on operation of the ADC.

AREF

This is the analog reference input for the A/D Converter. For ADC operations, a voltage in the range 2.7V to AVCC must be applied to this pin.

AGND

If the board has a separate analog ground plane, this pin should be connected to this ground plane. Otherwise, connect to GND.

Architectural Overview

The fast-access register file concept contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one Arithmetic Logic Unit (ALU) operation is executed. Two operands are output from the register file, the operation is executed, and the result is stored back in the register file - in one clock cycle.

Six of the 32 registers can be used as three 16-bits indirect address register pointers for Data Space addressing - enabling efficient address calculations. One of the three address pointers is also used as the address pointer for the constant table look up function. These added function registers are the 16-bits X-register, Y-register and Z-register.

The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register operations are also executed in the ALU. Figure 2 shows the AT90S2333/4433 AVR RISC microcontroller architecture.

In addition to the register operation, the conventional memory addressing modes can be used on the register file as well. This is enabled by the fact that the register file is assigned the 32 lowermost Data Space addresses (\$00 - \$1F), allowing them to be accessed as though they were ordinary memory locations.

Figure 2. The AT90S2333/4433 AVR RISC Architecture

AVR AT90S2333/4433 Architecture Data Bus 8-bit Program Status Interrupt 1K/2K X 16 and Control Counter Unit Program Memory SPI 32 x 8 Unit Instruction General Register Purpose Registrers Serial **UART** Instruction Decoder Indirect Addressing Direct Addressing 8-bit ALU Timer/Counter Control Lines 16-bit Timer/Counter with PWM 128 x 8 Watchdog Data Timer **SRAM** Analog to Digital 128/256 x 8 Converter **EEPROM** 20 Analog I/O Lines Comparator





The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, Timer/Counters, A/D-converters, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the register file, \$20 - \$5F.

The AVR uses a Harvard architecture concept - with separate memories and buses for program and data. The program memory is executed with a two stage pipeline. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle.

The program memory is In-System Programmable Flash memory.


With the relative jump and call instructions, the whole 1K/2K word address space is directly accessed. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

During interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The 8-bit stack pointer SP is read/write accessible in the I/O space.

The 128 bytes data SRAM can be easily accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

Figure 3. AT90S2333/4433 Memory Maps



A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All the different interrupts have a separate interrupt vector in the interrupt vector table at the beginning of the program memory. The different interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher the priority.

Register Summary

	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$3F (\$5F)	SREG	I	Т	Н	S	V	N	Z	С
\$3E (\$5E)	Reserved	-	-	-	-	-	-	-	-
\$3D (\$5D)	SP	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
\$3C (\$5C)	Reserved			+		+	+	!	
\$3B (\$5B)	GIMSK	INT1	INT0	-	-	-	-	-	-
\$3A (\$5A)	GIFR	INTF1	INTF0						
\$39 (\$59)	TIMSK	TOIE1	OCIE1	-	-	TICIE1	-	TOIE0	-
\$38 (\$58)	TIFR	TOV1	OCF1	-	-	ICF1	-	TOV0	-
\$37 (\$57)	Reserved								
\$36 (\$56)	Reserved								
\$35 (\$55)	MCUCR	-		SE	SM	ISC11	ISC10	ISC01	ISC00
\$34 (\$54)	MCUSR	-	-	-	-	WDRF	BORF	EXTRF	PORF
\$33 (\$53)	TCCR0	-	-	-	-	-	CS02	CS01	CS00
\$32 (\$52)	TCNT0	Timer/Counte	r0 (8 Bits)						
\$31 (\$51)	Reserved		()						
\$30 (\$50)	Reserved								
\$2F (\$4F)	TCCR1A	COM11	COM10	_	_	_	_	PWM11	PWM10
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	-	CTC1	CS12	CS11	CS10
\$2D (\$4D)	TCNT1H		r1 - Counter Reg	ister High Ryte		0.01	0012	5511	0010
\$2C (\$4C)	TCNT1L		1 - Counter Reg						
\$2B (\$4B)	OCR1H			pare Register High	h Byto				
\$2B (\$4B) \$2A (\$4A)	OCR1L			oare Register Higi oare Register Low					
\$29 (\$49)	Reserved	Timei/Counte	1 - Output Com	Dare Register Low	/ Буге				
\$28 (\$48)	Reserved								
		Time = =/O =t =		- Danistan Hisb D					
\$27 (\$47)	ICR1H			e Register High B e Register Low By					
\$26 (\$46)	ICR1L	Timer/Counte	ri - input Captur	e Register Low By	уте				
\$25 (\$45)	Reserved								
\$24 (\$44)	Reserved								
\$23 (\$43)	Reserved								
\$22 (\$42)	Reserved								
\$21 (\$41)	WDTCR	-	-	-	WDTOE	WDE	WDP2	WDP1	WDP0
\$20 (\$40)	Reserved								
\$1F (\$3F)	Reserved								
\$1E (\$3E)	EEAR		dress Register						
\$1D (\$3D)		EEPROM Da	ta Register						
	EEDR	LLI KOWI DO	ia itegisiei	1					ı
\$1C (\$3C)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE
\$1C (\$3C) \$1B (\$3B)	EECR Reserved	-	-	-	-	EERIE	EEMWE	EEWE	EERE
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A)	EECR Reserved Reserved	-	-	-	-	EERIE	EEMWE	EEWE	EERE
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39)	EECR Reserved Reserved Reserved	-	-	-	-	EERIE	EEMWE	EEWE	EERE
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38)	EECR Reserved Reserved Reserved PORTB	-	- -	PORTB5	- PORTB4	PORTB3	PORTB2	PORTB1	PORTB0
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39)	EECR Reserved Reserved Reserved PORTB DDRB	- -	- - -	PORTB5 DDB5	PORTB4 DDB4				
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36)	Reserved Reserved Reserved PORTB DDRB PINB	- - - -	- - - -	DDB5 PINB5	DDB4 PINB4	PORTB3 DDB3 PINB3	PORTB2 DDB2 PINB2	PORTB1 DDB1 PINB1	PORTB0 DDB0 PINB0
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35)	Reserved Reserved Reserved PORTB DDRB PINB PORTC	-	- -	DDB5 PINB5 PORTC5	DDB4 PINB4 PORTC4	PORTB3 DDB3 PINB3 PORTC3	PORTB2 DDB2 PINB2 PORTC2	PORTB1 DDB1 PINB1 PORTC1	PORTBO DDBO PINBO PORTCO
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36)	Reserved Reserved Reserved PORTB DDRB PINB PORTC DDRC	-	- -	DDB5 PINB5 PORTC5 DDC5	DDB4 PINB4	PORTB3 DDB3 PINB3 PORTC3 DDC3	PORTB2 DDB2 PINB2 PORTC2 DDC2	PORTB1 DDB1 PINB1	PORTBO DDB0 PINB0 PORTCO DDC0
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35)	Reserved Reserved Reserved PORTB DDRB PINB PORTC	-	- - - -	DDB5 PINB5 PORTC5	DDB4 PINB4 PORTC4	PORTB3 DDB3 PINB3 PORTC3	PORTB2 DDB2 PINB2 PORTC2	PORTB1 DDB1 PINB1 PORTC1	PORTBO DDB0 PINB0 PORTCO
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34)	Reserved Reserved Reserved PORTB DDRB PINB PORTC DDRC		- - - -	DDB5 PINB5 PORTC5 DDC5	DDB4 PINB4 PORTC4 DDC4	PORTB3 DDB3 PINB3 PORTC3 DDC3	PORTB2 DDB2 PINB2 PORTC2 DDC2	PORTB1 DDB1 PINB1 PORTC1 DDC1	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33)	Reserved Reserved Reserved PORTB DDRB PINB PORTC DDRC PINC		- - - - - -	DDB5 PINB5 PORTC5 DDC5 PINC5	DDB4 PINB4 PORTC4 DDC4 PINC4	PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3	PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2	PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32)	Reserved Reserved Reserved PORTB DDRB PINB PORTC DDRC PINC PORTD	- - - - - - - PORTD7	- - - - - - - - - - - - - - -	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4	PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3	PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2	PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0 PORTDO
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31)	Reserved Reserved Reserved PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD			DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4	PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3	PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2	PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0 PORTDO DDD0
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30)	Reserved Reserved Reserved PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD			DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4	PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3	PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2	PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0 PORTDO DDD0
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F)	Reserved Reserved Reserved PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR			DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4	PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3	PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2	PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0 PORTDO DDD0
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E)	Reserved Reserved Reserved PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPDR SPSR			DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4	PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3	PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2	PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0 PORTDO DDD0 PIND0
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0D (\$2D)	EECR Reserved Reserved Reserved PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR			DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4	PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3	PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2	PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0 PORTDO DDD0 PIND0
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B)	EECR Reserved Reserved Reserved PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR			DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 PIND5	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 - MSTR	PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3	PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2	PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0 PORTDO DDD0 PIND0
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0B (\$2E) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A)	EECR Reserved Reserved Reserved PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR UCSRA UCSRB			DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 - MSTR	PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3 CPOL	PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2	PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0 PORTDO DDD0 PIND0
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0B (\$2E) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29)	EECR Reserved Reserved Reserved PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR UCSRA UCSRB UBRR		PORTD6 DDD6 PIND6 gister WCOL SPE ta Register TXC TXCIE Rate Register	DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE UDRIE	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 MSTR	PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3	PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2	PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0 PORTDO DDD0 PIND0
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0B (\$2E) \$0B (\$2E) \$0B (\$2B) \$0A (\$2A) \$99 (\$29) \$08 (\$28)	EECR Reserved Reserved Reserved PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR UCSRA UCSRB UBRR ACSR			DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE UDRIE	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4	PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3	PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2	PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 - SPR1 - RXB8	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0 PORTDO DDD0 PIND0 - SPR0 - TXB8
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$00 (\$2E) \$0D (\$2E) \$0D (\$2D) \$0B (\$2B) \$0A (\$2A) \$99 (\$29) \$08 (\$28) \$07 (\$27)	EECR Reserved Reserved Reserved PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPDR SPSR SPCR UDR UCSRA UCSRB UBRR ACSR ADMUX			DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE UDRIE ACO -	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 - MSTR FE RXEN ACI -	PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3	PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2	PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 SPR1 RXB8 ACIS1 MUX1	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0 PORTDO DDD0 PIND0 - SPR0 - TXB8 ACISO MUX0
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$10 (\$30) \$0F (\$2F) \$0E (\$2E) \$0D (\$2D) \$0C (\$2C) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27) \$06 (\$26)	EECR Reserved Reserved Reserved PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPSR SPCR UDR UCSRA UCSRB UBRR ACSR ADMUX ADCSR			DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE UDRIE	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4	PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3	PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2	PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 SPR1 RXB8 ACIS1 MUX1 ADPS1	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0 PORTDO DDD0 PIND0 - SPR0 - TXB8 ACISO MUX0 ADPS0
\$1C (\$3C) \$1B (\$3B) \$1A (\$3A) \$19 (\$39) \$18 (\$38) \$17 (\$37) \$16 (\$36) \$15 (\$35) \$14 (\$34) \$13 (\$33) \$12 (\$32) \$11 (\$31) \$00 (\$2E) \$0D (\$2E) \$0D (\$2E) \$0B (\$2B) \$0A (\$2A) \$09 (\$29) \$08 (\$28) \$07 (\$27)	EECR Reserved Reserved Reserved PORTB DDRB PINB PORTC DDRC PINC PORTD DDRD PIND SPDR SPDR SPSR SPCR UDR UCSRA UCSRB UBRR ACSR ADMUX			DDB5 PINB5 PORTC5 DDC5 PINC5 PORTD5 DDD5 PIND5 - DORD UDRE UDRIE ACO -	DDB4 PINB4 PORTC4 DDC4 PINC4 PORTD4 DDD4 PIND4 - MSTR FE RXEN ACI -	PORTB3 DDB3 PINB3 PORTC3 DDC3 PINC3 PORTD3 DDD3 PIND3	PORTB2 DDB2 PINB2 PORTC2 DDC2 PINC2 PORTD2 DDD2 PIND2	PORTB1 DDB1 PINB1 PORTC1 DDC1 PINC1 PORTD1 DDD1 PIND1 SPR1 RXB8 ACIS1 MUX1	PORTBO DDB0 PINB0 PORTCO DDC0 PINC0 PORTDO DDD0 PIND0 - SPR0 - TXB8 ACISO MUX0





Register Summary (Continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$02 (\$22)	Reserved								
\$01 (\$21)	Reserved								
\$00 (\$20)	Reserved								

- Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 - 2. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.

Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AN	ID LOGIC INSTRU	CTIONS		_	
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	Rd ← \$FF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd − 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$ $Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	Rd ← \$FF	None	1
BRANCH INSTR		Set Register	Ru ← ⊅FF	None	'
RJMP		Deletive lump	DC - DC - k - 4	None	2
IJMP	k	Relative Jump	PC ← PC + k + 1 PC ← Z		2
RCALL	le .	Indirect Jump to (Z)	PC ← Z PC ← PC + k + 1	None	3
	k	Relative Subroutine Call		None	
RET		Indirect Call to (Z)	PC ← Z	None	3
		Subroutine Return	PC ← STACK	None	4
RETI CPSE	D.I.D.	Interrupt Return	PC ← STACK	l Non-	4
CPSE CP	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/3
CPC	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C Rd – K	Z, N,V,C,H	1
SBRC	Rd,K	Compare Register with Immediate		Z, N,V,C,H	1 (0/0
	Rr, b	Skip if Bit in Register Cleared	if $(Rr(b)=0)$ PC \leftarrow PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if $(P(b)=0)$ PC \leftarrow PC + 2 or 3	None	1/2/3
SBIS BRBS	P, b	Skip if Bit in I/O Register is Set	if $(P(b)=1)$ PC \leftarrow PC + 2 or 3	None	1/2/3
	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if $(N = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC \leftarrow PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if $(V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC \leftarrow PC + k + 1	None	1/2





Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
DATA TRANSFE	R INSTRUCTIONS				
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1$, $(X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q) ← Rr	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
BIT AND BIT-TES	ST INSTRUCTIONS	·		'	<u>'</u>
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1
BSET	S	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	S	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	C	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	1←1	1	1
CLI		Global Interrupt Disable	1 ← 0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 1 V ← 0	V	1
SET		Set T in SREG	V ← U T ← 1	T	1
CLT		Clear T in SREG	T ← 0	T	1
SEH		Set Half Carry Flag in SREG	I ← 0 H ← 1	H	1
CLH		Clear Half Carry Flag in SREG		Н	
		, ,	H ← 0		1
NOP		No Operation	(one enceific desertion Class for Class	None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	3
WDR	1	Watchdog Reset	(see specific descr. for WDR/timer)	None	1

Ordering Information


Power Supply	Speed (MHz)	Ordering Code	Package	Operation Range
2.7 - 6.0V	4	AT90LS2333-4AC AT90LS2333-4PC	32A 28P3	Commercial (0°C to 70°C)
		AT90LS2333-4AI AT90LS2333-4PI	32A 28P3	Industrial (-40°C to 85°C)
4.0 - 6.0V	8	AT90S2333-8AC AT90S2333-8PC	32A 28P3	Commercial (0°C to 70°C)
		AT90S2333-8AI AT90S2333-8PI	32A 28P3	Industrial (-40°C to 85°C)
2.7 - 6.0V	4	AT90LS4433-4AC AT90LS4433-4PC	32A 28P3	Commercial (0°C to 70°C)
		AT90LS4433-4AI AT90LS4433-4PI	32A 28P3	Industrial (-40°C to 85°C)
4.0 - 6.0V	8	AT90S4433-8AC AT90S4433-8PC	32A 28P3	Commercial (0°C to 70°C)
		AT90S4433-8AI AT90S4433-8PI	32A 28P3	Industrial (-40°C to 85°C)

Package Type		
28P3	28-lead, 0.300" Wide, Plastic Dual in Line Package (PDIP)	
32A	32-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)	





Packaging Information





Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd.
Coliseum Business Centre
Riverside Way
Camberley, Surrey GU15 3YL
England
TEL (44) 1276-686-677
FAX (44) 1276-686-697

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Åtmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset

Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

> Fax-on-Demand North America: 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 1999.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing ® and/or ™ are registered trademarks and trademarks of Atmel Corporation.

Printed on recycled paper.