## Features

- High Performance, Low Power AVR ${ }^{\circledR}$ 8-Bit Microcontroller
- Advanced RISC Architecture
- 130 Powerful Instructions - Most Single Clock Cycle Execution
- $32 \times 8$ General Purpose Working Registers
- Fully Static Operation
- Up to 16 MIPS Throughput at 16 MHz (ATmega165PA/645P)
- Up to 20 MIPS Throughput at 20 MHz
(ATmega165A/325A/325PA/645A/3250A/3250PA/6450A/6450P)
- On-Chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
- In-System Self-programmable Flash Program Memory
- 16K Bytes (ATmega165A/ATmega165PA)
- 32K Bytes (ATmega325A/ATmega325PA/ATmega3250A/ATmega3250PA)
- 64K Bytes (ATmega645A/ATmega645P/ATmega6450A/ATmega6450P)
- EEPROM
- 512 Bytes (ATmega165A/ATmega165PA)
- 1K bytes (ATmega325A/ATmega325PA/ATmega3250A/ATmega3250PA)
- 2K bytes (ATmega645A/ATmega645P/ATmega6450A/ATmega6450P)
- Internal SRAM
- 1K Bytes (ATmega165A/ATmega165PA)
- 2K Bytes (ATmega325A/ATmega325PA/ATmega3250A/ATmega3250PA)
- 4K Bytes (ATmega645A/ATmega645P/ATmega6450A/ATmega6450P)
- Write/Erase cycles: 10,000 Flash/100,000 EEPROM
- Data retention: 20 years at $85^{\circ} \mathrm{C} / 100$ years at $25^{\circ} \mathrm{C}^{(1)}$
- Optional Boot Code Section with Independent Lock Bits
- In-System Programming by On-chip Boot Program
- True Read-While-Write Operation
- Programming Lock for Software Security
- QTouch ${ }^{\circledR}$ library support
- Capacitive touch buttons, sliders and wheels
- QTouch and QMatrix acquisition
- Up to 64 sense channels
- JTAG (IEEE std. 1149.1 compliant) Interface
- Boundary-scan Capabilities According to the JTAG Standard
- Extensive On-chip Debug Support
- Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
- Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
- One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
- Real Time Counter with Separate Oscillator
- Four PWM Channels
- 8-channel, 10-bit ADC
- Programmable Serial USART
- Master/Slave SPI Serial Interface
- Universal Serial Interface with Start Condition Detector
- Programmable Watchdog Timer with Separate On-chip Oscillator
- On-chip Analog Comparator
- Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
- Power-on Reset and Programmable Brown-out Detection
- Internal Calibrated Oscillator
- External and Internal Interrupt Sources
- Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby
- I/O and Packages
- 54/69 Programmable I/O Lines
- 64/100-lead TQFP, 64-pad QFN/MLF and 64-pad DRQFN
- Speed Grade:
- ATmega 165A/165PA/645A/645P: 0-16 MHz @ 1.8-5.5V
- ATmega325A/325PA/3250A/3250PA/6450A/6450P: 0-20MHz @ 1.8-5.5V
- Temperature range:
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Industrial
- Ultra-Low Power Consumption (picoPower devices)
- Active Mode:
- $1 \mathrm{MHz}, 1.8 \mathrm{~V}: 215 \mu \mathrm{~A}$
- $32 \mathrm{kHz}, 1.8 \mathrm{~V}: 8 \mu \mathrm{~A}$ (including Oscillator)
- Power-down Mode: $0.1 \mu \mathrm{~A}$ at 1.8 V
- Power-save Mode: $0.6 \mu \mathrm{~A}$ at 1.8 V (Including 32 kHz RTC

Note: 1. Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at $85^{\circ} \mathrm{C}$ or 100 years at $25^{\circ} \mathrm{C}$.

## 1．Pin Configurations

## 1．1 Pinout－TQFP and QFN／MLF

Figure 1－1． 64 A （TQFP）and 64M1（QFN／MLF）Pinout
ATmega165A／ATmega165PA／ATmega325A／ATmega325PA／ATmega645A／ATmega645P


Note：The large center pad underneath the QFN／MLF packages is made of metal and internally connected to GND．It should be sol－ dered or glued to the board to ensure good mechanical stability．If the center pad is left unconnected，the package might loosen from the board．

### 1.2 Pinout - 100A (TQFP)

Figure 1-2. Pinout ATmega3250A/ATmega3250PA/ATmega6450A/ATmega6450P

> TQFP


## 2. Overview

The ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, this microcontroller achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

### 2.1 Block Diagram

Figure 2-1. Block Diagram


The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P provides the following features: 16K/32K/64K bytes of In-System Programmable Flash with Read-While-Write capabilities, $512 / 1 \mathrm{~K} / 2 \mathrm{~K}$ bytes EEPROM, 1K/2K/4K byte SRAM, 54/69 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, On-chip Debugging support and programming, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, Universal Serial Interface with Start Condition Detector, an 8-channel, 10-bit ADC, a programmable Watchdog Timer with internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

Atmel offers the QTouch ${ }^{\circledR}$ library for embedding capacitive touch buttons, sliders and wheels functionality into AVR microcontrollers. The patented charge-transfer signal acquisition offers robust sensing and includes fully debounced reporting of touch keys and includes Adjacent Key Suppression ${ }^{\circledR}$ (AKSTM ${ }^{\text {TM }}$ ) technology for unambiguous detection of key events. The easy-to-use QTouch Suite toolchain allows you to explore, develop and debug your own touch applications.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel devise is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.

### 2.2 Comparison Between <br> ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P

Table 2-1. Differences between: ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P

| Device | Flash | EEPROM | RAM | MHz |
| :--- | :--- | :--- | :--- | :--- |
| ATmega165A | 16 Kbyte | 512 Bytes | 1 Kbyte | 16 |
| ATmega165PA | 16 Kbyte | 512 Bytes | 1 Kbyte | 16 |
| ATmega325A | 32 Kbyte | 1 Kbyte | 2 Kbyte | 20 |
| ATmega325PA | 32 Kbyte | 1 Kbyte | 2 Kbyte | 20 |
| ATmega3250A | 32 K bytes | 1 Kbyte | 2 Kbyte | 20 |
| ATmega3250PA | 32 Kbyte | 1 Kbyte | 2 Kbyte | 20 |
| ATmega645A | 64 Kbyte | 2 Kbyte | 4 Kbyte | 16 |
| ATmega645P | 64 Kbyte | 2 Kbyte | 4 Kbyte | 16 |
| ATmega6450A | 64 Kbyte | 2 Kbyte | 4 Kbyte | 20 |
| ATmega6450P | 64 Kbyte | 2 Kbyte | 4 Kbyte | 20 |
|  |  |  |  |  |

### 2.3 Pin Descriptions

### 2.3.1 VCC

Digital supply voltage.
2.3.2 GND

Ground.

### 2.3.3 Port A (PA7:PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate Functions of Port B" on page 76.

### 2.3.4 Port B (PB7:PBO)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B has better driving capabilities than the other ports.
Port $B$ also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate Functions of Port B" on page 76.

### 2.3.5 Port C (PC7:PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port $C$ also serves the functions of special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate Functions of Port D" on page 79.

### 2.3.6 Port D (PD7:PDO)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate Functions of Port D" on page 79.

### 2.3.7 Port E (PE7:PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port $E$ also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on "Alternate Functions of Port E" on page 80.

### 2.3.8 Port F (PF7:PF0)

Port $F$ serves as the analog inputs to the $A / D$ Converter.
Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs.
Port F also serves the functions of the JTAG interface, see "Alternate Functions of Port F" on page 82.

### 2.3.9 Port G (PG5:PG0)

Port G is a 6-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port $G$ pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features of the ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P as listed on page 84.

### 2.3.10 Port H (PH7:PH0)

Port H is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port H output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port H pins that are externally pulled low will source current if the pull-up resistors are activated. The Port H pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port $H$ also serves the functions of various special features of the ATmega3250A/3250PA/6450A/6450P as listed on page 85.

### 2.3.11 Port J (PJ6:PJ0)

Port J is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port $J$ output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port J pins that are externally pulled low will source current if the pull-up resistors are activated. The Port $J$ pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port $J$ also serves the functions of various special features of the ATmega3250A/3250PA/6450A/6450P as listed on page 87.

## $\overline{\text { 2.3.12 }} \quad \overline{R E S E T}$

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 27-13 on page 327. Shorter pulses are not guaranteed to generate a reset.
2.3.13 XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.
2.3.14 XTAL2

Output from the inverting Oscillator amplifier.

### 2.3.15 AVCC

AVCC is the supply voltage pin for Port $F$ and the A/D Converter. It should be externally connected to $\mathrm{V}_{\mathrm{C}}$, even if the ADC is not used. If the ADC is used, it should be connected to $\mathrm{V}_{\mathrm{CC}}$ through a low-pass filter.
2.3.16 AREF

This is the analog reference pin for the A/D Converter.

## 3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

## 4. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at $85^{\circ} \mathrm{C}$ or 100 years at $25^{\circ} \mathrm{C}$.

## 5. About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

These code examples assume that the part specific header file is included before compilation. For I/O registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

## 6．Register Summary

Note：Registers with bold type only available in ATmega3250A／3250PA／6450A／6450P．

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| （0xFF） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xFE） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xFD） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xFC） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xFB） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xFA） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xF9） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xF8） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xF7） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xF6） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xF5） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xF4） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xF3） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xF2） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xF1） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xF0） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xEF） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xEE） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xED） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xEC） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xEB） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xEA） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xE9） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xE8） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xE7） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xE6） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xE5） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xE4） | Reserved |  |  |  |  |  |  |  |  |  |
| （0xE3） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xE2） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xE1） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xE0） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xDF） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xDE） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xDD） | PORTJ | － | PORTJ6 | PORTJ5 | PORTJ4 | PORTJ3 | PORTJ2 | PORTJ1 | PORTJO | 93 |
| （0xDC） | DDRJ | － | DDJ6 | DDJ5 | DDJ4 | DDJ3 | DDJ2 | DDJ1 | DDJ0 | 93 |
| （0xDB） | PINJ | － | PINJ6 | PINJ5 | PINJ4 | PINJ3 | PINJ2 | PINJ1 | PINJO | 93 |
| （0xDA） | PORTH | PORTH7 | PORTH6 | PORTH5 | PORTH4 | PORTH3 | PORTH2 | PORTH1 | PORTH0 | 92 |
| （0xD9） | DDRH | DDH7 | DDH6 | DDH5 | DDH4 | DDH3 | DDH2 | DDH1 | DDH0 | 93 |
| （0xD8） | PINH | PINH7 | PINH6 | PINH5 | PINH4 | PINH3 | PINH2 | PINH1 | PINHO | 93 |
| （0xD7） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xD6） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xD5） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xD4） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xD3） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xD2） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xD1） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xD0） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xCF） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xCE） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xCD） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xCC） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xCB） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xCA） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xC9） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xC8） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xC7） | Reserved | － | － | － | － | － | － | － | － |  |
| （0xC6） | UDR0 |  |  |  | USARTO | Register |  |  |  | 193 |
| （0xC5） | UBRROH |  |  |  |  |  | SART0 Bau | Register H |  | 197 |


| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (0xC4) | UBRROL | USART0 Baud Rate Register Low |  |  |  |  |  |  |  | 197 |
| (0xC3) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xC2) | UCSROC | - | UMSELO | UPM01 | UPM00 | USBSO | UCSZ01 | UCSZOO | UCPOLO | 195 |
| (0xC1) | UCSROB | RXCIEO | TXCIEO | UDRIE0 | RXEN0 | TXENO | UCSZ02 | RXB80 | TXB80 | 194 |
| (0xC0) | UCSROA | RXC0 | TXC0 | UDRE0 | FE0 | DOR0 | UPE0 | U2X0 | MPCM0 | 193 |
| (0xBF) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xBE) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xBD) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xBC) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xBB) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xBA) | USIDR | USI Data Register |  |  |  |  |  |  |  | 206 |
| (0xB9) | USISR | USISIF | USIOIF | USIPF | USIDC | USICNT3 | USICNT2 | USICNT1 | USICNTO | 206 |
| (0xB8) | USICR | USISIE | USIOIE | USIWM1 | USIWM0 | USICS1 | USICSO | USICLK | USITC | 207 |
| (0xB7) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xB6) | ASSR | - | - | - | EXCLK | AS2 | TCN2UB | OCR2UB | TCR2UB | 157 |
| (0xB5) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xB4) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xB3) | OCR2A | Timer/Counter 2 Output Compare Register A |  |  |  |  |  |  |  | 156 |
| (0xB2) | TCNT2 | Timer/Counter2 |  |  |  |  |  |  |  | 156 |
| (0xB1) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xBO) | TCCR2A | FOC2A | WGM20 | COM2A1 | COM2AO | WGM21 | CS22 | CS21 | CS20 | 154 |
| (0xAF) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xAE) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xAD) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xAC) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xAB) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xAA) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA9) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA8) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA7) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA6) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA5) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA4) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA3) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA2) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA1) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA0) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x9F) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x9E) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x9D) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x9C) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x9B) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x9A) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x99) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x98) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x97) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x96) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x95) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x94) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x93) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x92) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x91) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x90) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x8F) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x8E) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x8D) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x8C) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x8B) | OCR1BH | Timer/Counter1 Output Compare Register B High |  |  |  |  |  |  |  | 134 |
| (0x8A) | OCR1BL | Timer/Counter1 Output Compare Register B Low |  |  |  |  |  |  |  | 134 |
| (0x89) | OCR1AH | Timer/Counter1 Output Compare Register A High |  |  |  |  |  |  |  | 134 |
| (0x88) | OCR1AL | Timer/Counter1 Output Compare Register A Low |  |  |  |  |  |  |  | 134 |
| (0x87) | ICR1H | Timer/Counter1 Input Capture Register High |  |  |  |  |  |  |  | 135 |
| (0x86) | ICR1L | Timer/Counter1 Input Capture Register Low |  |  |  |  |  |  |  | 135 |


| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (0x85) | TCNT1H | Timer/Counter1 High |  |  |  |  |  |  |  | 134 |
| (0x84) | TCNT1L | Timer/Counter1 Low |  |  |  |  |  |  |  | 134 |
| (0x83) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x82) | TCCR1C | FOC1A | FOC1B | - | - | - | - | - | - | 133 |
| (0x81) | TCCR1B | ICNC1 | ICES1 | - | WGM13 | WGM12 | CS12 | CS11 | CS10 | 132 |
| (0x80) | TCCR1A | COM1A1 | COM1A0 | COM1B1 | COM1B0 | - | - | WGM11 | WGM10 | 130 |
| (0x7F) | DIDR1 | - | - | - | - | - | - | AIN1D | AINOD | 213 |
| (0x7E) | DIDR0 | ADC7D | ADC6D | ADC5D | ADC4D | ADC3D | ADC2D | ADC1D | ADCOD | 231 |
| (0x7D) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x7C) | ADMUX | REFS1 | REFSO | ADLAR | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | 227 |
| (0x7B) | ADCSRB | - | ACME | - | - | - | ADTS2 | ADTS1 | ADTS0 | 231 |
| (0x7A) | ADCSRA | ADEN | ADSC | ADATE | ADIF | ADIE | ADPS2 | ADPS1 | ADPS0 | 229 |
| (0x79) | ADCH | ADC Data Register High |  |  |  |  |  |  |  | 230 |
| (0x78) | ADCL | ADC Data Register Low |  |  |  |  |  |  |  | 230 |
| (0x77) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x76) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x75) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x74) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x73) | PCMSK3 | - | PCINT30 | PCINT29 | PCINT28 | PCINT27 | PCINT26 | PCINT25 | PCINT24 | 66 |
| (0x72) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x71) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x70) | TIMSK2 | - | - | - | - | - | - | OCIE2A | TOIE2 | 157 |
| (0x6F) | TIMSK1 | - | - | ICIE1 | - | - | OCIE1B | OCIE1A | TOIE1 | 135 |
| (0x6E) | TIMSK0 | - | - | - | - | - | - | OCIEOA | TOIE0 | 107 |
| (0x6D) | PCMSK2 | PCINT23 | PCINT22 | PCINT21 | PCINT20 | PCINT19 | PCINT18 | PCINT17 | PCINT16 | 67 |
| (0x6C) | PCMSK1 | PCINT15 | PCINT14 | PCINT13 | PCINT12 | PCINT11 | PCINT10 | PCINT9 | PCINT8 | 66 |
| (0x6B) | PCMSK0 | PCINT7 | PCINT6 | PCINT5 | PCINT4 | PCINT3 | PCINT2 | PCINT1 | PCINTO | 67 |
| (0x6A) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x69) | EICRA | - | - | - | - | - | - | ISC01 | ISC00 | 64 |
| (0x68) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x67) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x66) | OSCCAL | Oscillator Calibration Register [CAL7:0] |  |  |  |  |  |  |  | 37 |
| (0x65) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x64) | PRR | - | - | - | - | PRTIM1 | PRSPI | PSUSARTO | PRADC | 45 |
| (0x63) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x62) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x61) | CLKPR | CLKPCE | - | - | - | CLKPS3 | CLKPS2 | CLKPS1 | CLKPSO | 37 |
| (0x60) | WDTCR | - | - | - | WDCE | WDE | WDP2 | WDP1 | WDP0 | 53 |
| 0x3F (0x5F) | SREG | 1 | T | H | S | V | N | Z | C | 12 |
| 0x3E (0x5E) | SPH | Stack Pointer High |  |  |  |  |  |  |  | 15 |
| 0x3D (0x5D) | SPL | Stack Pointer Low |  |  |  |  |  |  |  | 15 |
| 0x3C (0x5C) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x3B (0x5B) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 3 \mathrm{~A}(0 \times 5 \mathrm{~A})$ | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 39$ (0x59) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 38$ (0x58) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 37$ (0x57) | SPMCSR | SPMIE | RWWSB | - | RWWSRE | BLBSET | PGWRT | PGERS | SPMEN | 282 |
| $0 \times 36$ (0x56) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 35$ (0x55) | MCUCR | JTD | BODS | BODSE | PUD | - | - | IVSEL | IVCE | 61/90/266 |
| 0x34 (0x54) | MCUSR | - | - | - | JTRF | WDRF | BORF | EXTRF | PORF | 53 |
| $0 \times 33$ (0x53) | SMCR | - | - | - | - | SM2 | SM1 | SM0 | SE | 53 |
| $0 \times 32$ (0x52) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x31 (0x51) | OCDR | IDRD/OCDR7 | OCDR6 | OCDR5 | OCDR4 | OCDR3 | OCDR2 | OCDR1 | OCDR0 | 238 |
| $0 \times 30$ (0x50) | ACSR | ACD | ACBG | ACO | ACI | ACIE | ACIC | ACIS1 | ACISO | 212 |
| 0x2F (0x4F) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x2E (0x4E) | SPDR | SPI Data Register |  |  |  |  |  |  |  | 168 |
| 0x2D (0x4D) | SPSR | SPIF | WCOL | - | - | - | - | - | SPI2X | 167 |
| 0x2C (0x4C) | SPCR | SPIE | SPE | DORD | MSTR | CPOL | CPHA | SPR1 | SPR0 | 166 |
| 0x2B (0x4B) | GPIOR2 | General Purpose I/O Register |  |  |  |  |  |  |  | 27 |
| $0 \times 2 \mathrm{~A}(0 \times 4 \mathrm{~A})$ | GPIOR1 | General Purpose I/O Register |  |  |  |  |  |  |  | 27 |
| 0x29 (0x49) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 28$ (0x48) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x27 (0x47) | OCROA | Timer/Counter0 Output Compare A |  |  |  |  |  |  |  | 107 |


| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x26 (0x46) | TCNT0 | Timer/Counter0 |  |  |  |  |  |  |  | 107 |
| 0x25 (0x45) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x24 (0x44) | TCCR0A | FOCOA | WGM00 | COM0A1 | COM0A0 | WGM01 | CS02 | CS01 | CSOO | 105 |
| 0x23 (0x43) | GTCCR | TSM | - | - | - | - | - | PSR2 | PSR10 | 139/158 |
| $0 \times 22$ (0x42) | EEARH | - | - | - | - | - | EEPROM Address Register High |  |  | 26 |
| 0x21 (0x41) | EEARL | EEPROM Address Register Low |  |  |  |  |  |  |  | 26 |
| 0x20 (0x40) | EEDR | EEPROM Data Register |  |  |  |  |  |  |  | 26 |
| 0x1F (0x3F) | EECR | - | - | - | - | EERIE | EEMWE | EEWE | EERE | 27 |
| 0x1E (0x3E) | GPIOR0 | General Purpose I/O Register |  |  |  |  |  |  |  | 28 |
| 0x1D (0x3D) | EIMSK | PCIE | PCIE2 | PCIE1 | PCIE0 | - | - | - | INT0 | 64 |
| 0x1C (0x3C) | EIFR | PCIF3 | PCIF2 | PCIF1 | PCIF0 | - | - | - | INTF0 | 65 |
| 0x1B (0x3B) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x1A (0x3A) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x19 (0x39) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x18 (0x38) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x17 (0x37) | TIFR2 | - | - | - | - | - | - | OCF2A | TOV2 | 157 |
| 0x16 (0x36) | TIFR1 | - | - | ICF1 | - | - | OCF1B | OCF1A | TOV1 | 136 |
| 0x15 (0x35) | TIFR0 | - | - | - | - | - | - | OCF0A | TOVO | 139 |
| 0x14 (0x34) | PORTG | - | - | - | PORTG4 | PORTG3 | PORTG2 | PORTG1 | PORTG0 | 92 |
| 0x13 (0x33) | DDRG | - | - | - | DDG4 | DDG3 | DDG2 | DDG1 | DDG0 | 92 |
| 0x12 (0x32) | PING | - | - | PING5 | PING4 | PING3 | PING2 | PING1 | PING0 | 92 |
| 0x11 (0x31) | PORTF | PORTF7 | PORTF6 | PORTF5 | PORTF4 | PORTF3 | PORTF2 | PORTF1 | PORTF0 | 92 |
| 0x10 (0x30) | DDRF | DDF7 | DDF6 | DDF5 | DDF4 | DDF3 | DDF2 | DDF1 | DDF0 | 92 |
| 0x0F (0x2F) | PINF | PINF7 | PINF6 | PINF5 | PINF4 | PINF3 | PINF2 | PINF1 | PINF0 | 92 |
| 0x0E (0x2E) | PORTE | PORTE7 | PORTE6 | PORTE5 | PORTE4 | PORTE3 | PORTE2 | PORTE1 | PORTE0 | 91 |
| 0x0D (0x2D) | DDRE | DDE7 | DDE6 | DDE5 | DDE4 | DDE3 | DDE2 | DDE1 | DDE0 | 91 |
| 0x0C (0x2C) | PINE | PINE7 | PINE6 | PINE5 | PINE4 | PINE3 | PINE2 | PINE1 | PINE0 | 92 |
| 0x0B (0x2B) | PORTD | PORTD7 | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 | 91 |
| 0x0A (0x2A) | DDRD | DDD7 | DDD6 | DDD5 | DDD4 | DDD3 | DDD2 | DDD1 | DDD0 | 91 |
| 0x09 (0x29) | PIND | PIND7 | PIND6 | PIND5 | PIND4 | PIND3 | PIND2 | PIND1 | PIND0 | 91 |
| 0x08 (0x28) | PORTC | PORTC7 | PORTC6 | PORTC5 | PORTC4 | PORTC3 | PORTC2 | PORTC1 | PORTC0 | 91 |
| 0x07 (0x27) | DDRC | DDC7 | DDC6 | DDC5 | DDC4 | DDC3 | DDC2 | DDC1 | DDC0 | 91 |
| 0x06 (0x26) | PINC | PINC7 | PINC6 | PINC5 | PINC4 | PINC3 | PINC2 | PINC1 | PINC0 | 91 |
| 0x05 (0x25) | PORTB | PORTB7 | PORTB6 | PORTB5 | PORTB4 | PORTB3 | PORTB2 | PORTB1 | PORTB0 | 90 |
| 0x04 (0x24) | DDRB | DDB7 | DDB6 | DDB5 | DDB4 | DDB3 | DDB2 | DDB1 | DDB0 | 90 |
| 0x03 (0x23) | PINB | PINB7 | PINB6 | PINB5 | PINB4 | PINB3 | PINB2 | PINB1 | PINB0 | 90 |
| 0x02 (0x22) | PORTA | PORTA7 | PORTA6 | PORTA5 | PORTA4 | PORTA3 | PORTA2 | PORTA1 | PORTA0 | 90 |
| 0x01 (0x21) | DDRA | DDA7 | DDA6 | DDA5 | DDA4 | DDA3 | DDA2 | DDA1 | DDA0 | 90 |
| 0x00 (0x20) | PINA | PINA7 | PINA6 | PINA5 | PINA4 | PINA3 | PINA2 | PINA1 | PINA0 | 90 |

Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
2. I/O Registers within the address range $0 \times 00-0 \times 1 F$ are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers $0 \times 00$ to 0x1F only.
4. When using the $I / O$ specific commands $I N$ and OUT, the I/O addresses $0 \times 00-0 \times 3 \mathrm{~F}$ must be used. When addressing I/O Registers as data space using LD and ST instructions, $0 \times 20$ must be added to these addresses. The ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60-0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.

## 7. Instruction Set Summary

| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC AND LOGIC INSTRUCTIONS |  |  |  |  |  |
| ADD | Rd, Rr | Add two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}$ | Z,C,N,V,H | 1 |
| ADC | Rd, Rr | Add with Carry two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}+\mathrm{C}$ | Z,C,N,V,H | 1 |
| ADIW | Rdl, K | Add Immediate to Word | Rdh:Rdl $\leftarrow$ Rdh:Rdl + K | Z,C,N,V,S | 2 |
| SUB | Rd, Rr | Subtract two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}$ | Z,C,N,V,H | 1 |
| SUBI | Rd, K | Subtract Constant from Register | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}$ | Z,C,N,V,H | 1 |
| SBC | Rd, Rr | Subtract with Carry two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$ | Z,C,N,V,H | 1 |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}-\mathrm{C}$ | Z,C,N,V,H | 1 |
| SBIW | Rdl, K | Subtract Immediate from Word | Rdh:Rdl $\leftarrow$ Rdh:Rdl - K | Z,C,N,V,S | 2 |
| AND | Rd, Rr | Logical AND Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rr}$ | Z,N,V | 1 |
| ANDI | Rd, K | Logical AND Register and Constant | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{K}$ | Z,N,V | 1 |
| OR | Rd, Rr | Logical OR Registers | $\mathrm{Rd} \leftarrow \mathrm{Rdv} \mathrm{Rr}$ | Z,N,V | 1 |
| ORI | Rd, K | Logical OR Register and Constant | $\mathrm{Rd} \leftarrow \mathrm{Rd}$ v K | Z,N,V | 1 |
| EOR | Rd, Rr | Exclusive OR Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rr}$ | Z,N,V | 1 |
| COM | Rd | One's Complement | $\mathrm{Rd} \leftarrow 0 \mathrm{xFF}-\mathrm{Rd}$ | Z,C,N,V | 1 |
| NEG | Rd | Two's Complement | $\mathrm{Rd} \leftarrow 0 \times 00-\mathrm{Rd}$ | Z,C,N,V,H | 1 |
| SBR | Rd, K | Set Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rdv} \mathrm{K}$ | Z,N,V | 1 |
| CBR | Rd, K | Clear Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet(0 x F F-K)$ | Z,N,V | 1 |
| INC | Rd | Increment | $\mathrm{Rd} \leftarrow \mathrm{Rd}+1$ | Z,N,V | 1 |
| DEC | Rd | Decrement | $\mathrm{Rd} \leftarrow \mathrm{Rd}-1$ | Z,N,V | 1 |
| TST | Rd | Test for Zero or Minus | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rd}$ | Z,N,V | 1 |
| CLR | Rd | Clear Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rd}$ | Z,N,V | 1 |
| SER | Rd | Set Register | $\mathrm{Rd} \leftarrow 0 \mathrm{xFF}$ | None | 1 |
| MUL | Rd, Rr | Multiply Unsigned | $\mathrm{R} 1: \mathrm{R0} \leftarrow \mathrm{Rdx} \mathrm{Rr}$ | Z,C | 2 |
| MULS | Rd, Rr | Multiply Signed | $\mathrm{R} 1: \mathrm{R} 0 \leftarrow \mathrm{Rd} \times \mathrm{Rr}$ | Z,C | 2 |
| MULSU | Rd, Rr | Multiply Signed with Unsigned | $\mathrm{R} 1: \mathrm{R0} \leftarrow \mathrm{Rd} \times \mathrm{Rr}$ | Z,C | 2 |
| FMUL | Rd, Rr | Fractional Multiply Unsigned | $\mathrm{R} 1: \mathrm{R0} \leftarrow(\mathrm{Rd} \times \mathrm{Rr}) \ll 1$ | Z,C | 2 |
| FMULS | Rd, Rr | Fractional Multiply Signed | $\mathrm{R} 1: \mathrm{RO} \rightarrow(\mathrm{Rd} \times \mathrm{Rr}) \ll 1$ | Z,C | 2 |
| FMULSU | Rd, Rr | Fractional Multiply Signed with Unsigned | $\mathrm{R} 1: \mathrm{RO} \neg(\mathrm{Rd} \times \mathrm{Rr}) \ll 1$ | Z,C | 2 |
| BRANCH INSTRUCTIONS |  |  |  |  |  |
| RJMP | k | Relative Jump | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 2 |
| IJMP |  | Indirect Jump to (Z) | $\mathrm{PC} \leftarrow \mathrm{Z}$ | None | 2 |
| JMP | k | Direct Jump | $\mathrm{PC} \leftarrow \mathrm{k}$ | None | 3 |
| RCALL | k | Relative Subroutine Call | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 3 |
| ICALL |  | Indirect Call to (Z) | $\mathrm{PC} \leftarrow \mathrm{Z}$ | None | 3 |
| CALL | k | Direct Subroutine Call | $\mathrm{PC} \leftarrow \mathrm{k}$ | None | 4 |
| RET |  | Subroutine Return | $\mathrm{PC} \leftarrow$ STACK | None | 4 |
| RETI |  | Interrupt Return | $\mathrm{PC} \leftarrow$ STACK | I | 4 |
| CPSE | Rd, Rr | Compare, Skip if Equal | if ( $\mathrm{Rd}=\mathrm{Rr}$ ) $\mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| CP | Rd, Rr | Compare | Rd - Rr | Z, N, V, C, H | 1 |
| CPC | Rd, Rr | Compare with Carry | $\mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$ | Z, N,V,C,H | 1 |
| CPI | Rd, K | Compare Register with Immediate | Rd-K | Z, N, V, C, H | 1 |
| SBRC | $\mathrm{Rr}, \mathrm{b}$ | Skip if Bit in Register Cleared | if $(\operatorname{Rr}(\mathrm{b})=0) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBRS | $\mathrm{Rr}, \mathrm{b}$ | Skip if Bit in Register is Set | if $(\operatorname{Rr}(\mathrm{b})=1) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBIC | $\mathrm{P}, \mathrm{b}$ | Skip if Bit in I/O Register Cleared | if $(P(b)=0) P C \leftarrow P C+2$ or 3 | None | 1/2/3 |
| SBIS | P, b | Skip if Bit in I/O Register is Set | if $(\mathrm{P}(\mathrm{b})=1) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| BRBS | s, k | Branch if Status Flag Set | if (SREG(s) = 1) then PC $\leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRBC | s, k | Branch if Status Flag Cleared | if (SREG(s) $=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BREQ | k | Branch if Equal | if $(\mathrm{Z}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRNE | k | Branch if Not Equal | if $(\mathrm{Z}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRCS | k | Branch if Carry Set | if ( $\mathrm{C}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | if $(\mathrm{C}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRSH | k | Branch if Same or Higher | if ( $\mathrm{C}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRLO | k | Branch if Lower | if ( $\mathrm{C}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRMI | k | Branch if Minus | if ( $\mathrm{N}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRPL | k | Branch if Plus | if ( $\mathrm{N}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRGE | k | Branch if Greater or Equal, Signed | if ( $\mathrm{N} \oplus \mathrm{V}=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRLT | k | Branch if Less Than Zero, Signed | if ( $\mathrm{N} \oplus \mathrm{V}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHS | k | Branch if Half Carry Flag Set | if $(\mathrm{H}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHC | k | Branch if Half Carry Flag Cleared | if $(\mathrm{H}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRTS | k | Branch if T Flag Set | if ( $\mathrm{T}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRTC | k | Branch if T Flag Cleared | if ( $\mathrm{T}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRVS | k | Branch if Overflow Flag is Set | if $(\mathrm{V}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |


| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BRVC | k | Branch if Overflow Flag is Cleared | if $(\mathrm{V}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRIE | k | Branch if Interrupt Enabled | if $(\mathrm{I}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRID | k | Branch if Interrupt Disabled | if $(\mathrm{I}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BIT AND BIT-TEST INSTRUCTIONS |  |  |  |  |  |
| SBI | P, b | Set Bit in I/O Register | $\mathrm{I} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 1$ | None | 2 |
| CBI | P, b | Clear Bit in I/O Register | $\mathrm{l} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 0$ | None | 2 |
| LSL | Rd | Logical Shift Left | $\operatorname{Rd}(\mathrm{n}+1) \leftarrow \operatorname{Rd}(\mathrm{n}), \mathrm{Rd}(0) \leftarrow 0$ | Z,C,N, V | 1 |
| LSR | Rd | Logical Shift Right | $\operatorname{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \mathrm{Rd}(7) \leftarrow 0$ | Z,C,N,V | 1 |
| ROL | Rd | Rotate Left Through Carry | $\operatorname{Rd}(0) \leftarrow \mathrm{C}, \operatorname{Rd}(\mathrm{n}+1) \leftarrow \operatorname{Rd}(\mathrm{n}), \mathrm{C} \leftarrow \operatorname{Rd}(7)$ | Z,C,N,V | 1 |
| ROR | Rd | Rotate Right Through Carry | $\operatorname{Rd}(7) \leftarrow C, \operatorname{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \mathrm{C} \leftarrow \operatorname{Rd}(0)$ | Z,C,N,V | 1 |
| ASR | Rd | Arithmetic Shift Right | $\operatorname{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \mathrm{n}=0.6$ | Z,C,N,V | 1 |
| SWAP | Rd | Swap Nibbles | $\operatorname{Rd}(3 . .0) \leftarrow \operatorname{Rd}(7 . .4), \operatorname{Rd}(7 . .4) \leftarrow \operatorname{Rd}(3 . .0)$ | None | 1 |
| BSET | s | Flag Set | SREG(s) $\leftarrow 1$ | SREG(s) | 1 |
| BCLR | s | Flag Clear | SREG(s) $\leftarrow 0$ | SREG(s) | 1 |
| BST | $\mathrm{Rr}, \mathrm{b}$ | Bit Store from Register to T | $\mathrm{T} \leftarrow \operatorname{Rr}$ (b) | T | 1 |
| BLD | Rd, b | Bit load from T to Register | $\mathrm{Rd}(\mathrm{b}) \leftarrow \mathrm{T}$ | None | 1 |
| SEC |  | Set Carry | $C \leftarrow 1$ | C | 1 |
| CLC |  | Clear Carry | $\mathrm{C} \leftarrow 0$ | C | 1 |
| SEN |  | Set Negative Flag | $N \leftarrow 1$ | N | 1 |
| CLN |  | Clear Negative Flag | $\mathrm{N} \leftarrow 0$ | N | 1 |
| SEZ |  | Set Zero Flag | $\mathrm{Z} \leftarrow 1$ | Z | 1 |
| CLZ |  | Clear Zero Flag | $\mathrm{Z} \leftarrow 0$ | Z | 1 |
| SEI |  | Global Interrupt Enable | $1 \leftarrow 1$ | 1 | 1 |
| CLI |  | Global Interrupt Disable | $1 \leftarrow 0$ | 1 | 1 |
| SES |  | Set Signed Test Flag | $\mathrm{S} \leftarrow 1$ | S | 1 |
| CLS |  | Clear Signed Test Flag | $\mathrm{S} \leftarrow 0$ | S | 1 |
| SEV |  | Set Twos Complement Overflow. | $\mathrm{V} \leftarrow 1$ | V | 1 |
| CLV |  | Clear Twos Complement Overflow | $\mathrm{V} \leftarrow 0$ | V | 1 |
| SET |  | Set T in SREG | $\mathrm{T} \leftarrow 1$ | T | 1 |
| CLT |  | Clear T in SREG | $\mathrm{T} \leftarrow 0$ | T | 1 |
| SEH |  | Set Half Carry Flag in SREG | $\mathrm{H} \leftarrow 1$ | H | 1 |
| CLH |  | Clear Half Carry Flag in SREG | $\mathrm{H} \leftarrow 0$ | H | 1 |
| DATA TRANSFER INSTRUCTIONS |  |  |  |  |  |
| MOV | Rd, Rr | Move Between Registers | $\mathrm{Rd} \leftarrow \mathrm{Rr}$ | None | 1 |
| MOVW | Rd, Rr | Copy Register Word | $\mathrm{Rd}+1: \mathrm{Rd} \leftarrow \mathrm{Rr}+1: \mathrm{Rr}$ | None | 1 |
| LDI | Rd, K | Load Immediate | $\mathrm{Rd} \leftarrow \mathrm{K}$ | None | 1 |
| LD | Rd, X | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{X})$ | None | 2 |
| LD | Rd, $\mathrm{X}_{+}$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{X}), \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| LD | Rd, - X | Load Indirect and Pre-Dec. | $\mathrm{X} \leftarrow \mathrm{X}-1, \mathrm{Rd} \leftarrow(\mathrm{X})$ | None | 2 |
| LD | Rd, Y | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Y})$ | None | 2 |
| LD | Rd, $\mathrm{Y}+$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{Y}), \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| LD | Rd, - Y | Load Indirect and Pre-Dec. | $Y \leftarrow Y-1, R d \leftarrow(Y)$ | None | 2 |
| LDD | Rd, $\mathrm{Y}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Y}+\mathrm{q})$ | None | 2 |
| LD | Rd, Z | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LD | Rd, $\mathrm{Z}_{+}$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| LD | Rd, -Z | Load Indirect and Pre-Dec. | $\mathrm{Z} \leftarrow \mathrm{Z}-1, \mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LDD | Rd, $\mathrm{Z}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Z}+\mathrm{q})$ | None | 2 |
| LDS | Rd, k | Load Direct from SRAM | $\mathrm{Rd} \leftarrow(\mathrm{k})$ | None | 2 |
| ST | $\mathrm{X}, \mathrm{Rr}$ | Store Indirect | $(\mathrm{X}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | $\mathrm{X}+$, Rr | Store Indirect and Post-Inc. | $(\mathrm{X}) \leftarrow \mathrm{Rr}, \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| ST | - X, Rr | Store Indirect and Pre-Dec. | $\mathrm{X} \leftarrow \mathrm{X}-1,(\mathrm{X}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | $\mathrm{Y}, \mathrm{Rr}$ | Store Indirect | $(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | $\mathrm{Y}+$, Rr | Store Indirect and Post-Inc. | $(\mathrm{Y}) \leftarrow \mathrm{Rr}, \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| ST | - $\mathrm{Y}, \mathrm{Rr}$ | Store Indirect and Pre-Dec. | $\mathrm{Y} \leftarrow \mathrm{Y}-1,(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STD | $\mathrm{Y}+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(\mathrm{Y}+\mathrm{q}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | $\mathrm{Z}, \mathrm{Rr}$ | Store Indirect | $(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | Z + , Rr | Store Indirect and Post-Inc. | $(Z) \leftarrow R \mathrm{R}, \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| ST | -Z, Rr | Store Indirect and Pre-Dec. | $\mathrm{Z} \leftarrow \mathrm{Z}-1,(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STD | Z $+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(Z+q) \leftarrow \operatorname{Rr}$ | None | 2 |
| STS | k, Rr | Store Direct to SRAM | $(\mathrm{k}) \leftarrow \mathrm{Rr}$ | None | 2 |
| LPM |  | Load Program Memory | $\mathrm{R} 0 \leftarrow(\mathrm{Z})$ | None | 3 |
| LPM | Rd, Z | Load Program Memory | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 3 |
| LPM | Rd, $\mathrm{Z}_{+}$ | Load Program Memory and Post-Inc | $\mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 3 |
| SPM |  | Store Program Memory | $(\mathrm{Z}) \leftarrow \mathrm{R} 1: \mathrm{R} 0$ | None | - |
| IN | Rd, P | In Port | $\mathrm{Rd} \leftarrow \mathrm{P}$ | None | 1 |
| OUT | $\mathrm{P}, \mathrm{Rr}$ | Out Port | $\mathrm{P} \leftarrow \mathrm{Rr}$ | None | 1 |


| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PUSH | Rr | Push Register on Stack | STACK $\leftarrow \mathrm{Rr}$ | None | 2 |
| POP | Rd | Pop Register from Stack | $\mathrm{Rd} \leftarrow$ STACK | None | 2 |
| MCU CONTROL INSTRUCTIONS |  |  |  |  |  |
| NOP |  | No Operation |  | None | 1 |
| SLEEP |  | Sleep | (see specific descr. for Sleep function) | None | 1 |
| WDR |  | Watchdog Reset | (see specific descr. for WDR/timer) | None | 1 |
| BREAK |  | Break | For On-chip Debug Only | None | N/A |

## 8. Ordering Information

### 8.1 ATmega165A

| Speed (MHz) ${ }^{(3)}$ | Power Supply | Ordering Code ${ }^{(2)}$ | Package ${ }^{(1)}$ | Operation Range |
| :---: | :---: | :---: | :---: | :---: |
| 16 | 1.8-5.5V | ATmega165A-AU ATmega165A-AUR ${ }^{(4)}$ ATmega165A-MU ATmega165A-MUR ${ }^{(4)}$ ATmega165A-MCH ATmega165A-MCHR ${ }^{(4)}$ | 64A 64A 64M1 64M1 64MC 64MC | Industrial $\left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right)$ |
|  |  | ATmega165A-AN ATmega165A-ANR ${ }^{(4)}$ <br> ATmega165A-MN ATmega165A-MNR ${ }^{(4)}$ | $\begin{aligned} & \text { 64A } \\ & 64 \mathrm{~A} \\ & 64 \mathrm{M} 1 \\ & 64 \mathrm{M} 1 \end{aligned}$ | $\begin{gathered} \text { Extended } \\ \left(-40^{\circ} \mathrm{C} \text { to } 105^{\circ} \mathrm{C}\right)^{(5)} \end{gathered}$ |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
3. For Speed vs. $\mathrm{V}_{\mathrm{CC}}$, see Figure 27-1 on page 324.
4. Tape \& Reel
5. See Appendix A - ATmega165A/165PA/325P/3250P specification at $105^{\circ} \mathrm{C}$

| Package Type |  |
| :--- | :--- |
| 64A | 64-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP) |
| 64M1 | 64-pad, $9 \times 9 \times 1.0 \mathrm{~mm}$ body, lead pitch 0.50 mm , Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |
| 64MC | 64-lead (2-row Staggered), $7 \times 7 \times 1.0 \mathrm{~mm}$ body, $4.0 \times 4.0 \mathrm{~mm}$ Exposed Pad, Quad Flat No-Lead Package (QFN) |

### 8.2 ATmega165PA

| Speed (MHz) ${ }^{(3)}$ | Power Supply | Ordering Code ${ }^{(2)}$ | Package ${ }^{(1)}$ | Operation Range |
| :---: | :---: | :---: | :---: | :---: |
| 16 | 1.8-5.5V | ATmega165PA-AU <br> ATmega165PA-AUR ${ }^{(4)}$ <br> ATmega165PA-MU <br> ATmega165PA-MUR ${ }^{(4)}$ <br> ATmega165PA-MCH <br> ATmega165PA-MCHR ${ }^{(4)}$ | 64A <br> 64A <br> 64M1 <br> 64M1 <br> 64MC <br> 64MC | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |
|  |  | ATmega165PA-AN <br> ATmega165PA-ANR ${ }^{(4)}$ <br> ATmega165PA-MN <br> ATmega165PA-MNR ${ }^{(4)}$ | 64A <br> 64A <br> 64M1 <br> 64M1 | $\begin{gathered} \text { Extended } \\ \left(-40^{\circ} \mathrm{C} \text { to } 105^{\circ} \mathrm{C}\right)^{(5)} \end{gathered}$ |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
3. For Speed vs. $\mathrm{V}_{\mathrm{CC}}$, see Figure 27-1 on page 324.
4. Tape \& Reel.
5. See Appendix A - ATmega165A/165PA/325P/3250P specification at $105^{\circ} \mathrm{C}$.

| Package Type |  |
| :--- | :--- |
| 64A | 64-Lead, Thin $(1.0 \mathrm{~mm})$ Plastic Gull Wing Quad Flat Package (TQFP) |
| 64M1 | 64-pad, $9 \times 9 \times 1.0 \mathrm{~mm}$ body, lead pitch 0.50 mm , Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |
| 64MC | 64-lead (2-row Staggered), $7 \times 7 \times 1.0 \mathrm{~mm}$ body, $4.0 \times 4.0 \mathrm{~mm}$ Exposed Pad, Quad Flat No-Lead Package (QFN) |

### 8.3 ATmega325A

| Speed (MHz) ${ }^{(3)}$ | Power Supply | Ordering Code ${ }^{(2)}$ | Package ${ }^{(1)}$ | Operation Range |
| :---: | :---: | :---: | :---: | :---: |
| 20 | 1.8-5.5V | ATmega325A-AU <br> ATmega325A-AUR ${ }^{(4)}$ <br> ATmega325A-MU <br> ATmega325A-MUR ${ }^{(4)}$ | $\begin{aligned} & \text { 64A } \\ & 64 \mathrm{~A} \\ & 64 \mathrm{M} 1 \\ & 64 \mathrm{M} 1 \end{aligned}$ | Industrial $\left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right)$ |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
3. For Speed vs. $\mathrm{V}_{\mathrm{CC}}$, see Figure 27-1 on page 325.
4. Tape \& Reel

| Package Type |  |
| :--- | :--- |
| 64A | 64-Lead, Thin $(1.0 \mathrm{~mm})$ Plastic Gull Wing Quad Flat Package (TQFP) |
| 64M1 | 64-pad, $9 \times 9 \times 1.0 \mathrm{~mm}$ body, lead pitch 0.50 mm , Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |

### 8.4 ATmega325PA

| Speed (MHz) ${ }^{(3)}$ | Power Supply | Ordering Code ${ }^{(2)}$ | Package ${ }^{(1)}$ | Operation Range |
| :---: | :---: | :---: | :---: | :---: |
| 20 | 2.7-5.5V | ATmega325PA-AU <br> ATmega325PA-AUR ${ }^{(4)}$ <br> ATmega325PA-MU <br> ATmega325PA-MUR ${ }^{(4)}$ | $\begin{aligned} & \text { 64A } \\ & 64 \mathrm{~A} \\ & 64 \mathrm{M} 1 \\ & 64 \mathrm{M} 1 \end{aligned}$ | Industrial $\left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right)$ |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
3. For Speed vs. $\mathrm{V}_{\mathrm{CC}}$, see Figure 27-1 on page 325.
4. Tape \& Reel

| Package Type |  |
| :--- | :--- |
| 64A | 64-Lead, Thin $(1.0 \mathrm{~mm})$ Plastic Gull Wing Quad Flat Package (TQFP) |
| 64M1 | 64-pad, $9 \times 9 \times 1.0 \mathrm{~mm}$ body, lead pitch 0.50 mm , Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |

### 8.5 ATmega3250A

| Speed (MHz) ${ }^{(3)}$ | Power Supply | Ordering Code ${ }^{(2)}$ | Package ${ }^{(1)}$ | Operation Range |
| :---: | :---: | :---: | :---: | :---: |
| 20 | 2.7-5.5V | ATmega3250A-AU ATmega3250A-AUR ${ }^{(4)}$ | $\begin{aligned} & \hline 100 \mathrm{~A} \\ & 100 \mathrm{~A} \end{aligned}$ | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
3. For Speed vs. $\mathrm{V}_{\mathrm{CC}}$, see Figure 27-1 on page 325.
4. Tape \& Reel

## Package Type

### 8.6 ATmega3250PA

| Speed (MHz) ${ }^{(3)}$ | Power Supply | Ordering Code $^{(2)}$ | Package $^{(1)}$ |
| :---: | :---: | :--- | :--- |
| 20 | $2.7-5.5 \mathrm{~V}$ | ATmega3250PA-AU | 100 A |
|  | ATmega3250PA-AUR ${ }^{(4)}$ | 100 A | Operation Range |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
3. For Speed vs. $\mathrm{V}_{\mathrm{CC}}$, see Figure 27-1 on page 325.
4. Tape \& Reel

## Package Type

### 8.7 ATmega645A

| Speed (MHz) ${ }^{(3)}$ | Power Supply | Ordering Code ${ }^{(2)}$ | Package ${ }^{(1)}$ | Operation Range |
| :---: | :---: | :---: | :---: | :---: |
| 16 | 1.8-5.5V | ATmega645A-AU <br> ATmega645A-AUR ${ }^{(4)}$ <br> ATmega645A-MU <br> ATmega645A-MUR ${ }^{(4)}$ | $\begin{aligned} & \text { 64A } \\ & 64 \mathrm{~A} \\ & 64 \mathrm{M} 1 \\ & 64 \mathrm{M} 1 \end{aligned}$ | Industrial $\left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right)$ |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
3. For Speed vs. $\mathrm{V}_{\mathrm{CC}}$, see Figure 27-1 on page 325.
4. Tape \& Reel

| Package Type |  |
| :--- | :--- |
| 64A | 64-Lead, Thin $(1.0 \mathrm{~mm})$ Plastic Gull Wing Quad Flat Package (TQFP) |
| 64M1 | 64-pad, $9 \times 9 \times 1.0 \mathrm{~mm}$ body, lead pitch 0.50 mm , Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |

### 8.8 ATmega645P

| Speed (MHz) ${ }^{(3)}$ | Power Supply | Ordering Code ${ }^{(2)}$ | Package $^{(1)}$ | Operation Range |
| :---: | :--- | :--- | :--- | :--- |
| 16 | $1.8-5.5 \mathrm{~V}$ | ATmega645P-AU | ATmega645P-AUR ${ }^{(4)}$ | 64 A |
|  |  | ATmega645P-MU | 64 A | Industrial |
|  |  | ATmega645P-MUR $^{(4)}$ | 64 M 11 | $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
3. For Speed vs. $\mathrm{V}_{\mathrm{CC}}$, see Figure 27-1 on page 325.
4. Tape \& Reel

| Package Type |  |
| :--- | :--- |
| 64A | 64-Lead, Thin $(1.0 \mathrm{~mm})$ Plastic Gull Wing Quad Flat Package (TQFP) |
| 64M1 | 64-pad, $9 \times 9 \times 1.0 \mathrm{~mm}$ body, lead pitch 0.50 mm , Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) |

### 8.9 ATmega6450A

| Speed (MHz) ${ }^{(3)}$ | Power Supply | Ordering Code $^{(2)}$ | Package $^{(1)}$ | Operation Range |
| :---: | :---: | :--- | :---: | :---: |
| 20 | $1.8-5.5 \mathrm{~V}$ | ATmega6450A-AU | 100 A | Industrial |
|  |  | ATmega6450A-AUR $^{(4)}$ | 100 A | $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
3. For Speed vs. $\mathrm{V}_{\mathrm{CC}}$, see Figure 27-1 on page 325.
4. Tape \& Reel

## Package Type

### 8.10 ATmega6450P

| Speed (MHz) ${ }^{(3)}$ | Power Supply | Ordering Code ${ }^{(2)}$ | Package $^{(1)}$ | Operation Range |
| :---: | :---: | :--- | :--- | :---: |
| 20 | $1.8-5.5 \mathrm{~V}$ | ATmega6450P-AU | 100 A | Industrial |
|  |  | ATmega6450P-AUR ${ }^{(4)}$ | 100 A | $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ |

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
3. For Speed vs. $\mathrm{V}_{\mathrm{CC}}$, see Figure 27-1 on page 325.
4. Tape \& Reel

## Package Type

## 9. Packaging Information

## $9.164 A$



COMMON DIMENSIONS
(Unit of Measure = mm)

| SYMBOL | MIN | NOM | MAX | NOTE |
| :---: | :---: | :---: | :---: | :---: |
| A | - | - | 1.20 |  |
| A1 | 0.05 | - | 0.15 |  |
| A2 | 0.95 | 1.00 | 1.05 |  |
| D | 15.75 | 16.00 | 16.25 |  |
| D1 | 13.90 | 14.00 | 14.10 | Note 2 |
| E | 15.75 | 16.00 | 16.25 |  |
| E1 | 13.90 | 14.00 | 14.10 | Note 2 |
| B | 0.30 | - | 0.45 |  |
| C | 0.09 | - | 0.20 |  |
| L | 0.45 | - | 0.75 |  |
| e | 0.80 TYP |  |  |  |


|  | TITLE | DRAWING NO. | REV. |
| :---: | :---: | :---: | :---: |
| 4 1 配 <br> 2325 Orchard Parkway <br> San Jose, CA 95131 | 64A, 64-lead, $14 \times 14$ mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) | 64A | B |

### 9.264 M 1



### 9.3 64MC



Note: 1. The terminal \#1 ID is a Laser-marked Feature.


## COMMON DIMENSIONS

(Unit of Measure $=\mathrm{mm}$ )

| SYMBOL | MIN | NOM | MAX | NOTE |
| :---: | :---: | :---: | :---: | :---: |
| A | 0.80 | 0.90 | 1.00 |  |
| A1 | 0.00 | 0.02 | 0.05 |  |
| b | 0.18 | 0.23 | 0.28 |  |
| C | 0.20 REF |  |  |  |
| D | 6.90 | 7.00 | 7.10 |  |
| D2 | 3.95 | 4.00 | 4.05 |  |
| E | 6.90 | 7.00 | 7.10 |  |
| E2 | 3.95 | 4.00 | 4.05 |  |
| eT | - | 0.65 | - |  |
| eR | - | 0.65 | - |  |
| K | 0.20 | - | - | (REF) |
| L | 0.35 | 0.40 | 0.45 |  |
| y | 0.00 | - | 0.075 |  |

10/3/07

|  | TITLE | GPC | DRAWING NO. | REV. |
| :---: | :---: | :---: | :---: | :---: |
| Package Drawing Contact: packagedrawings@atmel.com | 64MC, 64QFN (2-Row Staggered), $7 \times 7 \times 1.00 \mathrm{~mm}$ Body, $4.0 \times 4.0 \mathrm{~mm}$ Exposed Pad, Quad Flat No Lead Package | ZXC | 64MC | A |

### 9.4 100A



## 10. Errata

10.1 ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P Rev. G No known errata.
10.2 ATmega165A/165PA/325A/325PA/3250A/3250PA/645A/645P/6450A/6450P Rev. A to F Not sampled.

## 11. Datasheet Revision History

Please note that the referring page numbers in this section are referring to this document. The referring revisions in this section are referring to the document revision.

### 11.1 8289A - 09/10

1. Initial revision (Based on the ATmega165P/325P/3250P/645/6450/V).
2. Changes done compared to ATmega165P/325P/3250P/645/6450/V datasheet:

- New EIMSK and EIFR register overview
- New graphics in "Typical Characteristics" on page 343.
- Ordering Information includes Tape \& Reel
- New "Ordering Information" on page 379.
- QTouch Library Support Features


## Headquarters

Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

International

| Atmel Asia | Atmel Europe |
| :--- | :--- |
| Unit 1-5 \& 16, 19/F | Le Krebs |
| BEA Tower, Millennium City 5 | 8, Rue Jean-Pierre Timbaud |
| 418 Kwun Tong Road | BP 309 |
| Kwun Tong, Kowloon | 78054 Saint-Quentin-en- |
| Hong Kong | Yvelines Cedex |
| Tel: (852) 2245-6100 | France |
| Fax: (852) 2722-1369 | Tel: (33) 1-30-60-70-00 |
|  | Fax: (33) 1-30-60-71-11 |

## Atmel Japan

9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

## Product Contact

## Web Site

www.atmel.com

## Technical Support

avr@atmel.com

## Sales Contact

www.atmel.com/contacts

## Literature Requests

www.atmel.com/literature


#### Abstract

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.


© 2010 Atmel Corporation. All rights reserved. Atmel ${ }^{\circledR}$, Atmel logo and combinations thereof, AVR $^{\circledR}$, AVR $^{\circledR}$ logo, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

