Features

- High Performance, Low Power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 124 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 1 MIPS Throughput at 1 MHz
- Nonvolatile Program and Data Memories
 - 40K Bytes of In-System Self-Programmable Flash, Endurance: 10,000 Write/Erase Cycles
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program **True Read-While-Write Operation**
 - 512 bytes EEPROM, Endurance: 100,000 Write/Erase Cycles
 - 2K Bytes Internal SRAM
 - Programming Lock for Software Security
- On-chip Debugging
 - Extensive On-chip Debug Support
 - Available through JTAG interface
- Battery Management Features
 - Two, Three, or Four Cells in Series
 - Deep Under-voltage Protection
 - Over-current Protection (Charge and Discharge)
 - Short-circuit Protection (Discharge)
 - Integrated Cell Balancing FETs
 - High Voltage Outputs to Drive Charge/Precharge/Discharge FETs
- Peripheral Features
 - One 8-bit Timer/Counter with Separate Prescaler, Compare Mode, and PWM
 - One 16-bit Timer/Counter with Separate Prescaler and Compare Mode
 - 12-bit Voltage ADC, Eight External and Two Internal ADC Inputs
 - High Resolution Coulomb Counter ADC for Current Measurements
 - TWI Serial Interface for SM-Bus
 - Programmable Wake-up Timer
 - Programmable Watchdog Timer
- Special Microcontroller Features
 - Power-on Reset
 - On-chip Voltage Regulator
 - External and Internal Interrupt Sources
 - Four Sleep Modes: Idle, Power-save, Power-down, and Power-off
- Packages
 - 48-pin LQFP
- Operating Voltage: 4.0 25V
- Maximum Withstand Voltage (High-voltage pins): 28V
- Temperature Range: -30°C to 85°C
 - Speed Grade: 1 MHz



8-bit **AVR**[®] **Microcontroller** with 40K Bytes **In-System** Programmable Flash

ATmega406

Preliminary Summary





Note: This is a summary document. A complete document is available on our Web site at www.atmel.com.

2548AS-AVR-01/05



1. Pin Configurations






1.1 Disclaimer


Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

2. Overview

The ATmega406 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega406 achieves throughputs approaching 1 MIPS at 1 MHz.

2.1 Block Diagram





The ATmega406 provides the following features: a Voltage Regulator, dedicated Battery Protection Circuitry, integrated cell balancing FETs, high-voltage analog front-end, and an MCU with two ADCs with On-chip voltage reference for battery fuel gauging.

The voltage regulator operates at a wide range of voltages, 4.0 - 25 volts. This voltage is regulated to a constant supply voltage of nominally 3.3 volts for the integrated logic and analog functions.

The battery protection monitors the battery voltage and charge/discharge current to detect illegal conditions and protect the battery from these when required. The illegal conditions are deep under-voltage during discharging and short-circuit during discharging, and over-current during charging and discharging.





The integrated cell balancing FETs allow cell balancing algorithms to be implemented in software.

The MCU provides the following features: 40K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 2K byte SRAM, 32 general purpose working registers, 18 general purpose I/O lines, 11 high-voltage I/O lines, a JTAG Interface for On-chip Debugging support and programming, two flexible Timer/Counters with PWM and compare modes, one Wake-up Timer, an SM-Bus compliant TWI module, internal and external interrupts, a 12-bit Sigma Delta ADC for voltage and temperature measurements, a high resolution Sigma Delta ADC for Coulomb Counting and instantaneous current measurements, a programmable Watchdog Timer with internal Oscillator, and four software selectable power saving modes.

The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The Idle mode stops the CPU while allowing the other chip function to continue functioning. The Power-down mode allows the voltage regulator, battery protection, regulator current detection, Watchdog Timer, and Wake-up Timer to operate, while disabling all other chip functions until the next Interrupt or Hardware Reset. In Power-save mode, the Wake-up Timer and Coulomb Counter ADC continues to run.

The device is manufactured using Atmel's high voltage high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System, by a conventional non-volatile memory programmer or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash, fuel gauging ADCs, dedicated battery protection circuitry, Cell Balancing FETs, and a voltage regulator on a monolithic chip, the Atmel ATmega406 is a powerful microcontroller that provides a highly flexible and cost effective solution for Li-ion Smart Battery applications.

The ATmega406 AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, and On-chip Debugger.

2.2 Pin Descriptions

2.2.1	VFET	Input to the internal voltage regulator.
2.2.2	VCC	Digital supply voltage. Normally connected to VREG.
2.2.3	VREG	Output from the internal voltage regulator.
2.2.4	VREF	Internal Voltage Reference for external decoupling.
2.2.5	VREFGND	Ground for decoupling of Internal Voltage Reference.
2.2.6	GND	Ground
2.2.7	SGND	Signal Ground.
2.2.8	Port A (PA7:P	A0) PA3:PA0 serves as the analog inputs to the Voltage A/D Converter.
		Port A also serves as a low-voltage 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.
		Port A also serves the functions of various special features of the ATmega406 as listed in "Alter- nate Functions of Port A" on page 69.
2.2.9	Port B (PB7:P	°B0)
		Port B is a low-voltage 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.
		Port B also serves the functions of various special features of the ATmega406 as listed in "Alter- nate Functions of Port B" on page 71.

2.2.10 Port C (PC0)

Port C is a high voltage Open Drain output port.

2.2.11 Port D (PD1:PD0)

Port D is a low-voltage 2-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). As inputs, Port D pins that are externally pulled low will source current if the pull-up





resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega406 as listed in "Alternate Functions of Port D" on page 73.

- SMBUS clock, Open Drain bidirectional pin.
- SMBUS data, Open Drain bidirectional pin.
 - High voltage output to drive Charge FET.
- High voltage output to drive Discharge FET.
- **2.2.16 OPC** High voltage output to drive Pre-charge FET.
- NI is the filtered negative input from the current sense resistor.
- NNI is the unfiltered negative input from the current sense resistor.
- 2.2.19 PI
 - PI is the filtered positive input from the current sense resistor.
 - PPI is the unfiltered positive input from the current sense resistor.

2.2.21 NV/PV1/PV2/PV3/PV4

2.2.12

2.2.13

2.2.14

2.2.15

2.2.17

2.2.18

2.2.20

2.2.22

2.2.23

SCL

SDA

OC

OD

NI

NNI

PPI

PVT

BATT

- NV, PV1, PV2, PV3, and PV4 are the inputs for battery cells 1, 2, 3, and 4.
- PVT is the sense input for deep under-voltage protection. This pin also defines the pull-up level for the OD output.
- Input for detecting when a charger is connected. This pin also defines the pull-up level for OC and OPC outputs.

2.2.24 RESET Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 11 on page 38. Shorter pulses are not guaranteed to generate a reset.

2.2.25 XTAL1

Input to the inverting Oscillator amplifier.

2.2.26 XTAL2

Output from the inverting Oscillator amplifier.

3. About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

For I/O Registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".



4. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)		- Bit 7	- Bit 0		- Dit 4	- Bit 5	- Dit 2		Bit U	гауе
(0xFF) (0xFE)	Reserved Reserved		_	_	_	_	_	-	_	l
(0xFE) (0xFD)	Reserved		-	_	_	-	-	-	_	
(0xFC)	Reserved		_	_	_	_	_	_	_	
(0xFB)	Reserved	_	_	_	_	_	_	_	_	
(0xFA)	Reserved	_	_	_	_	_	_	_	_	
(0xF9)	Reserved	_	_	_	-	_	_	_	_	
(0xF8)	BPPLR	_	_	_	_	_	_	BPPLE	BPPL	158
(0xF7)	BPCR	-	-	-	-	DUVD	SCD	DCD	CCD	158
(0xF6)	CBPTR		SCP	T[3:0]			OCI	PT[3:0]		159
(0xF5)	BPOCD		DCD	L[3:0]			CCI	DL[3:0]		159
(0xF4)	BPSCD	-	-	-	-		SCI	DL[3:0]		160
(0xF3)	BPDUV	-	-	DUVT1	DUVT0		DUI	DL[3:0]		161
(0xF2)	BPIR	DUVIF	COCIF	DOCIF	SCIF	DUVIE	COCIE	DOCIE	SCIE	161
(0xF1)	CBCR	-	-	-	-	CBE4	CBE3	CBE2	CBE1	168
(0xF0)	FCSR	-	-	PWMOC	PWMOPC	CPS	DFE	CFE	PFD	164
(0xEF)	Reserved	-	-	-	-	-	-	-	-	ļ
(0xEE)	Reserved	-	-	-	-	-	-	-	-	
(0xED)	Reserved	_	-	-	-	-	-	-	-	l
(0xEC)	Reserved	-	-	-	-	-	-	-	-	
(0xEB)	Reserved	-	-	-	-	-	-	-	-	
(0xEA)	Reserved	-	-	-	-	-	-	-	_	440
(0xE9)	CADICH					C[15:8]				143
(0xE8) (0xE7)	CADICL CADRDC					IC[7:0] IDC[7:0]				143 144
(0xE7) (0xE6)	CADRDC					ICC[7:0]				144
(0xE5)	CADCSRB	-	CADACIE	CADRCIE	CADICIE	-	CADACIF	CADRCIF	CADICIF	143
(0xE4)	CADCSRA	CADEN	-	CADUB	CADAS1	CADAS0	CADSI1	CADSIO	CADSE	140
(0xE3)	CADAC3	ONDEN		0/1202		C[31:24]	0/12011	0/12/010	ONDOL	143
(0xE2)	CADAC2					C[23:16]				143
(0xE1)	CADAC1					C[15:8]				143
(0xE0)	CADAC0					AC[7:0]				143
(0xDF)	Reserved	-	-	-	-	_	-	-	-	
(0xDE)	Reserved	-	-	-	-	-	-	-	-	
(0xDD)	Reserved	-	-	-	-	-	-	-	-	
(0xDC)	Reserved	-	-	-	-	-	-	-	-	
(0xDB)	Reserved	-	-	-	-	-	-	-	-	
(0xDA)	Reserved	-	-	-	-	-	-	-	-	ļ
(0xD9)	Reserved	-	-	-	-	-	-	-	-	ļ
(0xD8)	Reserved	_	-	-	-	-	-	-	-	L
(0xD7)	Reserved	-	-	-	-	-	-	-	-	ļ
(0xD6)	Reserved	-	-	-	-	-	-	-	-	ļ
(0xD5)	Reserved	-	-	-	-	-	-	-	-	
(0xD4)	Reserved	-	-	-	-	-	-	-	-	
(0xD3)	Reserved	_	-	-	-	-	_	_	-	
(0xD2) (0xD1)	Reserved BGCRR	- BGCR7	- BGCR6	- BGCR5	BGCR4	BGCR3	- BGCR2	- BGCR1	BGCR0	152
(0xD1) (0xD0)	BGCCR	BGEN	-	BGCC5	BGCR4 BGCC4	BGCC3	BGCR2 BGCC2	BGCC1	BGCC0	152
(0xCF)	Reserved	-	-	-	-	-	-	-	-	152
(0xCE)	Reserved		_	_	_	_	_	_	_	
(0xCD)	Reserved	_	_	_	_	_	_	_	_	
(0xCC)	Reserved	_	_	_	_	_	_	_	_	
(0xCB)	Reserved	_	-	_	_	_	_	_	_	
(0xCA)	Reserved	-	-	-	-	-	-	-	-	
(0xC9)	Reserved	-	-	-	-	-	-	-	-	[
(0xC8)	Reserved	-	-	_	_	_	-	-	_	
(0xC7)	Reserved	-	-	_	-	-	_	-	_	
(0xC6)	Reserved	-	-	-	-	-	-	-	-	
(0xC5)	Reserved	-	-	-	-	-	-	-	-	
(0xC4)	Reserved	-	-	-	-	-	-	-	-	
(0xC3)	Reserved	-	-	-	-	-	-	-	-	
(0xC2)	Reserved	_	-	-	-	-	-	-	-	
(0xC1)	Reserved	-	-	-	-	-	-	-	-	ļ
(0xC0)	CCSR	-	-	-	-	-	-	XOE	ACS	31





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBF)	Reserved	-	-	-	-	-	-	-	-	
(0xBE)	TWBCSR	TWBCIF	TWBCIE	_	_	_	TWBDT1	TWBDT0	TWBCIP	137
(0xBD)	TWAMR				TWAM[6:0]	1		1	_	118
(0xBC)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	_	TWIE	115
(0xBB)	TWDR		TWEA			erface Data Regis		_	TWIE	117
(0xBA)	TWAR				TWA[6:0]	inace Data negis	101		TWGCE	117
(0xBA) (0xB9)	TWSR			TWS[7:3]	TWA[0.0]		-	TWPS1	TWPS0	116
(0xB9) (0xB8)	TWBR	ł			-wire Serial Interf	and Rit Data Rog		TWF5T	100-30	115
		_			_wire Senai Inten	-	_	_	_	115
(0xB7)	Reserved		-		-	-				
(0xB6)	Reserved	-	_	_		_	_		-	
(0xB5)	Reserved								-	
(0xB4)	Reserved	-	-		-			-		
(0xB3)	Reserved	-	-	-	-	-	-	-	-	
(0xB2)	Reserved	-	-	-	-	-	-	-	-	
(0xB1)	Reserved	-	-	-	-	-	-	-	-	
(0xB0)	Reserved	-	-	-	-	-	-	-	-	
(0xAF)	Reserved	-	-	-	-	-	-	-	-	
(0xAE)	Reserved	-	-	-	-	-	-	-	-	
(0xAD)	Reserved	-	-	-	-	-	-	-	-	
(0xAC)	Reserved	-	-	-	-	-	-	-	-	
(0xAB)	Reserved	-	-	-	-	-	-	-	-	
(0xAA)	Reserved	-	-	-	-	-	-	-	-	
(0xA9)	Reserved	-	-	-	-	-	-	-	-	
(0xA8)	Reserved	-	-	-	-	-	-	-	-	
(0xA7)	Reserved	-	-	-	-	-	-	-	-	
(0xA6)	Reserved	-	-	-	-	-	-	-	-	
(0xA5)	Reserved	-	-	-	-	-	-	-	-	
(0xA4)	Reserved	-	_	_	_	_	_	_	_	
(0xA3)	Reserved	_	_	_	_	_	_	_	_	
(0xA2)	Reserved	-	_	_	_	_	_	_	_	
(0xA1)	Reserved	_	_	_	_	_	_	_	_	
(0xA0)	Reserved	_	_	_	_	-	_	-	_	
(0x9F)	Reserved	-	_	_	_	-	_	-	_	
(0x9E)	Reserved	_	_	_	_	_		_	_	
(0x9D)	Reserved	_	_			_	_	_	_	
(0x9C)	Reserved				-			-		
(0x9C) (0x9B)	Reserved	-	-	-	-				_	
(0x9B) (0x9A)	Reserved	_	_	_	_	_	_	_	_	
							_		_	
(0x99)	Reserved	-			-	-	1	-	1 1	
(0x98)	Reserved	-	_		-	_	-	-	-	
(0x97)	Reserved		1		1	_				
(0x96)	Reserved	-	-	-	-	-	-	-	-	
(0x95)	Reserved	-	-	-	-	-	-	-	-	-
(0x94)	Reserved	-	-	-	-	-	-	-	-	-
(0x93)	Reserved	-	-	-	-	-	-	-	-	-
(0x92)	Reserved	-	-	-	-	-	-	-	-	
(0x91)	Reserved	-	-	-	-	-	-	-	-	
(0x90)	Reserved	-	-	-	-		-		-	
(0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8E)	Reserved	-	-	-	-	-	-	-	-	
(0x8D)	Reserved	-	-	-	-	-	-	-	-	
(0x8C)	Reserved	-	-	-	-	-	-	-	-	
(0x8B)	Reserved	-	-	-	-	-	-	-	-	
(0x8A)	Reserved	-	-	-	-	-	-	-	-	
(0x89)	OCR1AH			Timer/Cou	unter1 – Output C	ompare Register	A High Byte			103
(0x88)	OCR1AL			Timer/Co	unter1 – Output C	compare Register	A Low Byte			103
(0x87)	Reserved	_	-	-	-	-	-	-	-	
(0x86)	Reserved	-	-	-	-	-	-	-	-	
(0x85)	TCNT1H			Time	er/Counter1 – Cou	unter Register Hic	h Byte			103
(0x84)	TCNT1L	<u> </u>			er/Counter1 - Cou					103
(0x83)	Reserved	_	_	_	-	_	-	-	-	
(0x82)	Reserved	_	_	_	_	-	_	-	_	
(0x81)	TCCR1B		_	_		CTC1	CS12	CS11	CS10	102
	TOONID				-	-	-	-	-	102
	Reserved									
(0x80)	Reserved	-	-							
	Reserved Reserved DIDR0				-	– – VADC3D	– – VADC2D	- VADC1D	– VADC0D	150

ATmega406

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7D)	Reserved	-	-	-	-	-	-	_	-	
(0x7C)	VADMUX	-	-	-	-	VADMUX3	VADMUX2	VADMUX1	VADMUX0	148
(0x7B)	Reserved	-	-	-	-	-	-	-	-	
(0x7A)	VADCSR	-	-	-	-	VADEN	VADSC	VADCCIF	VADCCIE	149
(0x79)	VADCH	-	-	-	-		VADC Data Re	egister High byte		149
(0x78)	VADCL				VADC Data R	egister Low byte				149
(0x77)	Reserved	-	-	-	-	-	-	-	-	
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	Reserved	-	-	-	-	-	-	-	-	
(0x74)	Reserved	-	-	-	-	-	-	-	-	
(0x73)	Reserved	-	-	-	-	-	-	-	-	
(0x72)	Reserved	-	-	-	-	-	-	-	-	
(0x71)	Reserved	-	-	-	-	-	-	-	-	
(0x70)	Reserved	-	-	-	-	-	-	-	-	
(0x6F)	TIMSK1	-	-	-	-	-	-	OCIE1A	TOIE1	104
(0x6E)	TIMSK0	-	-	-	-	-	OCIE0B	OCIE0A	TOIE0	95
(0x6D)	Reserved	-	-	-	-	-	-	-	-	
(0x6C)	PCMSK1				PCIN	IT[15:8]				60
(0x6B)	PCMSK0				PCI	NT[7:0]				60
(0x6A)	Reserved	-	-	-	-	-	-	-	-	
(0x69)	EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	57
(0x68)	PCICR	-	-	-	-	-	-	PCIE1	PCIE0	59
(0x67)	Reserved	-	-	-	-	-	-	-	-	
(0x66)	FOSCCAL				Fast Oscillator C	alibration Registe	er			29
(0x65)	Reserved	-	-	-	-	-	-	-	-	
(0x64)	PRR0	_	-	-	-	PRTWI	PRTIM1	PRTIM0	PRVADC	37
(0x63)	Reserved	-	-	-	-	-	-	-	-	
(0x62)	WUTCSR	WUTIF	WUTIE	WUTCF	WUTR	WUTE	WUTP2	WUTP1	WUTP0	49
(0x61)	Reserved	-	-	-	-	-	-	-	-	
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	47
0x3F (0x5F)	SREG	1	T	H	S	V	N	Z	С	11
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	13
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	13
0x3C (0x5C)	Reserved	-	-	-	-	-	-	-	-	
0x3B (0x5B)	Reserved	-	-	-	-	-	-	-	-	
0x3A (0x5A)	Reserved	-	-	-	-	-	-	-	-	
0x39 (0x59) 0x38 (0x58)	Reserved	-	-	-	-	-	-	-	-	
0x38 (0x58) 0x37 (0x57)	Reserved SPMCSR	SPMIE	- RWWSB	SIGRD	RWWSRE	BLBSET	– PGWRT	– PGERS	 SPMEN	180
0x36 (0x56)	Reserved			SIGHD	NINGHE		-	- FGEN3		160
0x35 (0x55)	MCUCR	JTD			PUD	_		IVSEL	IVCE	54/69
0x34 (0x54)	MCUSR	-			JTRF	WDRF	BODRF	EXTRF	PORF	43
0x33 (0x53)	SMCR		_	_	-	SM2	SM1	SM0	SE	33
0x32 (0x52)	Reserved				_	-	-	-	-	
0x31 (0x51)	OCDR					ebug Register				174
0x30 (0x50)	Reserved	-	-	_		–	-	-	-	17.7
0x2F (0x4F)	Reserved				_	_		_	_	
0x2E (0x4E)	Reserved		_		_	_	-	-	_	
0x2D (0x4D)	Reserved	_	_	_	_	_	_	_	_	
0x2D (0x4D) 0x2C (0x4C)	Reserved				_	_		_	_	
0x2B (0x4B)	GPIOR2			1		se I/O Register 2				25
0x2A (0x4A)	GPIOR1					se I/O Register 1				25
0x29 (0x49)	Reserved	-	_	_	-	-	-	-	-	
0x28 (0x48)	OCR0B			Tim		out Compare Regi	ster B			94
0x27 (0x47)	OCR0A					out Compare Regi				94
0x26 (0x46)	TCNT0					unter0 (8 Bit)				94
0x25 (0x45)	TCCR0B	FOC0A	FOC0B	_	-	WGM02	CS02	CS01	CS00	93
	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0	-	-	WGM01	WGM00	90
. ,			-	-	-	-	-	PSRASY	PSRSYNC	106
0x24 (0x44)		TSM			_	-	_	-	High Byte	20
0x24 (0x44) 0x23 (0x43)	GTCCR	- I SM	-	-	_					
0x24 (0x44) 0x23 (0x43) 0x22 (0x42)			-			s Register Low By	/te	•		20
0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	GTCCR EEARH		-		EPROM Addres	s Register Low By Data Register	/te			20 20
0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40)	GTCCR EEARH EEARL EEDR		-	E	EEPROM Address EEPROM I	s Register Low By Data Register EERIE		EEPE	EERE	20
0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F)	GTCCR EEARH EEARL EEDR EECR	-	•		EPROM Address EEPROM I EEPM0	Data Register EERIE	/te EEMPE	EEPE	EERE	20 20
0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40)	GTCCR EEARH EEARL EEDR	-	•	E	EPROM Address EEPROM I EEPM0	Data Register		EEPE INT1	EERE	20





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	PCIFR	-	-	-	-	-	-	PCIF1	PCIF0	
0x1A (0x3A)	Reserved	-	-	-	-	-	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	-	-	-	-	
0x17 (0x37)	Reserved	-	-	-	-	-	-	-	-	
0x16 (0x36)	TIFR1	-	-	-	-	-	-	OCF1A	TOV1	104
0x15 (0x35)	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0	95
0x14 (0x34)	Reserved	-	-	-	-	-	-	-	-	
0x13 (0x33)	Reserved	-	-	-	-	-	-	-	-	
0x12 (0x32)	Reserved	-	-	-	-	-	-	-	-	
0x11 (0x31)	Reserved	-	-	-	-	-	-	-	-	
0x10 (0x30)	Reserved	-	-	-	-	-	-	-	-	
0x0F (0x2F)	Reserved	-	-	-	-	-	-	-	-	
0x0E (0x2E)	Reserved	-	-	-	-	-	-	-	-	
0x0D (0x2D)	Reserved	-	-	-	-	-	-	-	-	
0x0C (0x2C)	Reserved	-	-	-	-	-	-	-	-	
0x0B (0x2B)	PORTD	-	-	-	-	-	-	PORTD1	PORTD0	75
0x0A (0x2A)	DDRD	-	-	-	-	-	-	DDD1	DDD0	75
0x09 (0x29)	PIND	-	-	-	-	-	-	PIND1	PIND0	75
0x08 (0x28)	PORTC	-	-	-	-	-	-	-	PORTC0	78
0x07 (0x27)	Reserved	-	-	-	-	-	-	-	-	
0x06 (0x26)	Reserved	-	-	-	-	-	-	-	-	
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	74
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	74
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	75
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTB3	PORTA2	PORTA1	PORTA0	74
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	74
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	74

Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

2. I/O registers within the address range \$00 - \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.

- 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The ATmega406 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 \$FF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.

5. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ABITHMETIC AND L	OGIC INSTRUCTIONS	•		. 3	
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	Rd ← 0xFF – Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \lor K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow 0xFF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRUCT				1	1
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
CALL	k	Direct Subroutine Call		None	4
RET		Subroutine Return		None	4
RETI		Interrupt Return			4
CPSE	Rd,Rr	Compare, Skip if Equal	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if $(\operatorname{Rr}(b)=0)$ PC \leftarrow PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if $(\text{Rr}(b)=1) \text{ PC} \leftarrow \text{PC} + 2 \text{ or } 3$	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if $(P(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC+k + 1$	None	1/2 1/2
BRBC BREQ	s, k	Branch if Status Flag Cleared Branch if Equal	if (SREG(s) = 0) then $PC \leftarrow PC + k + 1$	None	1/2
BRNE	k k	Branch if Not Equal	if (Z = 1) then PC \leftarrow PC + k + 1 if (Z = 0) then PC \leftarrow PC + k + 1	None None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
0100	k k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1 if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
		Dianon in Oally Oldardu		NONG	
BRCC		Branch if Same or Higher	if $(C = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRCC BRSH	k	Branch if Same or Higher Branch if Lower	if (C = 0) then PC \leftarrow PC + k + 1 if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC BRSH BRLO	k k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC BRSH BRLO BRMI	k k k	Branch if Lower Branch if Minus	$\begin{array}{l} \mbox{if } (C=1) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (N=1) \mbox{ then } PC \leftarrow PC + k + 1 \end{array}$	None None	1/2 1/2
BRCC BRSH BRLO BRMI BRPL	k k k k	Branch if Lower Branch if Minus Branch if Plus	$\begin{array}{l} \mbox{if } (C=1) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (N=1) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (N=0) \mbox{ then } PC \leftarrow PC + k + 1 \end{array}$	None None None	1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL BRGE	k k k k k	Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed	$\begin{array}{l} \text{if } (C=1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N=1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N=0) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N \oplus V=0) \text{ then } PC \leftarrow PC + k + 1 \end{array}$	None None None None	1/2 1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL BRGE BRLT	k k k k k k	Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed	$\begin{array}{l} \text{if } (C=1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N=1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N=0) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N \oplus V = 0) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N \oplus V = 1) \text{ then } PC \leftarrow PC + k + 1 \end{array}$	None None None None None	1/2 1/2 1/2 1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS	k k k k k k	Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set	$\begin{array}{l} \text{if } (C=1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N=1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N=0) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N \oplus V = 0) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N \oplus V = 1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (H=1) \text{ then } PC \leftarrow PC + k + 1 \end{array}$	None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHC	k k k k k k k k	Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared	$\begin{array}{l} \text{if } (C=1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N=1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N=0) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N \oplus V = 0) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N \oplus V = 1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (H=1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (H=0) \text{ then } PC \leftarrow PC + k + 1 \end{array}$	None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHC BRTS	k k k k k k k k	Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared Branch if T Flag Set	$\begin{array}{l} \text{if } (C=1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N=1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N \oplus V = 0) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N \oplus V = 0) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (H \oplus V = 1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (H = 1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (H = 0) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (T = 1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \end{array}$	None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHC	k k k k k k k k	Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared	$\begin{array}{l} \text{if } (C=1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N=1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N=0) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N \oplus V = 0) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (N \oplus V = 1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (H=1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (H=0) \text{ then } PC \leftarrow PC + k + 1 \end{array}$	None None None None None None None	1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2





5. Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC \leftarrow PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				-
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	<u>∠</u>	1
SEI		Global Interrupt Enable			1
SES		Global Interrupt Disable Set Signed Test Flag		S	1
			S ← 1	s	
CLS		Clear Signed Test Flag	S ← 0	V 8	1
SEV CLV		Set Twos Complement Overflow. Clear Twos Complement Overflow	$V \leftarrow 1$ $V \leftarrow 0$	V	1
SET		Set T in SREG	V ← 0 T ← 1	T	1
CLT		Clear T in SREG	$T \leftarrow 0$	т Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG		н	1
DATA TRANSFER	NETRUCTIONS	oldar hair ourly hag in one d			
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow \operatorname{Rr}, Z \leftarrow Z + 1$	None	2
ST		Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
ST ST	-Z, Rr		$(Z + q) \leftarrow Rr$	None	2
ST ST STD	-Z, Rr Z+q,Rr	Store Indirect with Displacement			
ST STD	Z+q,Rr	Store Indirect with Displacement Store Direct to SRAM		None	2
ST STD STS		Store Direct to SRAM	(k) ← Rr	None None	
ST STD STS LPM	Z+q,Rr k, Rr	Store Direct to SRAM Load Program Memory	$ (k) \leftarrow Rr \\ R0 \leftarrow (Z) $	None	3
ST STD STS LPM LPM	Z+q,Rr k, Rr Rd, Z	Store Direct to SRAM Load Program Memory Load Program Memory	$\begin{array}{l} (k) \leftarrow \mathrm{Rr} \\ \mathrm{R0} \leftarrow (Z) \\ \mathrm{Rd} \leftarrow (Z) \end{array}$	None None	3 3
ST STD STS LPM	Z+q,Rr k, Rr	Store Direct to SRAM Load Program Memory	$ (k) \leftarrow Rr \\ R0 \leftarrow (Z) $	None	3

5. Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
MCU CONTROL INS	TRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A



ATmega406

6. Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package ⁽¹⁾	Operation Range
1	4.0 - 25V	ATmega406-1AAU ⁽²⁾	48AA	Industrial (-30°C to 85°C)

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.


	Package Type
48 A A	48-lead, 7 x 7 x 1.44 mm body, 0.5 mm lead pitch, Low Profile Plastic Quad Flat Package (LQFP)





7. Packaging Information

7.1 48AA



8. Errata

8.1 All rev.

No known errata.





9. Datasheet Revision History

- 9.1 Rev 2548A 01/05
 - 1. Initial revision.



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNTIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2005. All rights reserved. Atmel[®], logo and combinations thereof, AVR[®], and AVR Studio[®] are registered trademarks, and Everywhere You AreSM are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

