



AWT6166

GSM850/GSM900/DCS/PCS
 Quad Band Power Amplifier Module
 With Integrated Power Control


ADVANCED PRODUCT INFORMATION - Rev 0.3

FEATURES

- Integrated Vreg (regulated supply)
- Harmonic Performance ≤ -25 dBm
- High Efficiency (PAE) at Pmax:
 - GSM850, 54%
 - GSM900, 56%
 - DCS, 53%
 - PCS, 51%
- +35 dBm GSM850/900 Output Power at 3.5 V
- +33 dBm DCS/PCS Output Power at 3.5 V
- 55 dB dynamic range
- GPRS Class 12 Capable

APPLICATIONS

- Dual/Tri/Quad Band Handsets & PDAs



PRODUCT DESCRIPTION

As with previous generations, the AWT6166 integrated CMOS power control scheme simplifies the design of the transmitter by eliminating the need for external power control circuitry.

The AWT6166 input and output terminals are internal matched to 50 ohms and DC blocked, reducing the

number of external components required in the final application. Both PA die, GSM850/900 and DCS/PCS, are fabricated using state of the art InGaP HBT technology, known for its proven reliability and temperature stability.




Figure 1: Block Diagram




Figure 2: Pinout (X-ray Top View)

Table 1: Pin Description

PIN	NAME	DESCRIPTION	PIN	NAME	DESCRIPTION
1	DCS/PCS_IN	DCS/PCS RF Input	10	GSM_OUT	GSM850/900 RF Output
2	BS	Band Select Logic Input	11	GND	Ground
3	Tx_EN	TX Enable Logic Input	12	GND	Ground
4	V _{BATT}	Battery Supply Connection	13	V _{CC_OUT}	Control Voltage Output which must be connected to V _{CC2}
5	C _{EXT}	Bypass	14	GND	Ground
6	V _{RAMP}	Analog Signal used to control the output power	15	GND	Ground
7	GSM_IN	GSM850/900 RF Input	16	DCS/PCS_OUT	DCS/PCS RF Output
8	V _{CC2}	VCC Control Input for GSM850/900 Pre-amplifier	17	GND	Ground
9	GND	Ground	18	V _{CC2}	Vcc Control Input for DCS/PCS Pre-amplifier

ELECTRICAL CHARACTERISTICS

Table 2: Absolute Minimum and Maximum Ratings

PARAMETER	MIN	MAX	UNIT
Supply Voltage (V_{BATT})	-	+7	V
RF Input Power (RF_{IN})	-	11	dBm
Control Voltages (V_{RAMP})	-0.3	1.8	V
Storage Temperature (T_{STG})	- 55	150	°C

Stresses in excess of the absolute ratings may cause permanent damage. Functional operation is not implied under these conditions. Exposure to absolute ratings for extended periods of time may adversely affect reliability.

Table 3: ESD Ratings

PARAMETER	METHOD	RATING	UNIT
ESD Threshold voltage (RF ports)	HBM	>2.5	kV
ESD Threshold voltage (control inputs)	HBM	>2.5	kV

Although protection circuitry has been designed into this device, proper precautions should be taken to avoid exposure to electrostatic discharge (ESD) during handling and mounting. Human body model HBM employed is resistance = 1500 Ω , capacitance = 100 pF.

Table 4: Digital Inputs

PARAMETER	MIN	TYP	MAX	UNIT
Logic High Voltage (V_H)	1.2	-	3.0	V
Logic Low Voltage (V_{IL})	-	-	0.5	V
Logic High Current (I_H)	-	-	30	μ A
Logic Low Current (I_L)	-	-	30	μ A

Table 5: Control Logic Table

MODE	Tx_EN	BS
PA Enable	HIGH	X
GSM850/900 Mode	HIGH	LOW
DCS/PCS Mode	HIGH	HIGH
PA Disable	LOW	X

Table 6: Operating Ranges

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
Case Temperature (T_C)	-20	-	85	°C	
Supply Voltage (V_{BATT})	3.0	3.5	4.8	V	
Power Supply Leakage Current	-	1	10	μ A	$V_{BATT} = 4.8$ V, $V_{RAMP} = 0$ V, TX_EN = LOW, No RF applied
Control Voltage Range	0.2	-	1.6	V	
Turn on time (T_{ON})	-	-	1	μ s	$V_{RAMP} = 0.2$ V, TX_EN = LOW \rightarrow High $P_{IN} = 5$ dBm
Turn off time (T_{OFF})	-	-	1	μ s	$V_{RAMP} = 0.2$ V, TX_EN = HIGH \rightarrow LOW $P_{IN} = 5$ dBm
Rise Time (T_{RISE})	-	-	1	μ s	$P_{OUT} = -10$ dBm $\rightarrow P_{MAX}$ (within 0.2 dB)
Fall Time (T_{FALL})	-	-	1	μ s	$P_{OUT} = P_{MAX} \rightarrow -10$ dBm (within 0.2 dB)
V_{RAMP} Input Capacitance	-	3	-	pF	
V_{RAMP} Input Current	-	-	10	μ A	
Duty Cycle	-	-	50	%	

The device may be operated safely over these conditions; however, parametric performance is guaranteed only over the conditions defined in the electrical specifications.

Table 7: Electrical Characteristics for GSM850

($V_{BATT} = 3.5$ V, $P_{IN} = 3.0$ dBm, Pulse Width = 1154 μ s, Duty 25%,
 $Z_{IN} = Z_{OUT} = 50$ Ω , $T_C = 25$ $^{\circ}$ C, $V_{RAMP} = 1.6$ V, BS = LOW, TX_EN = HIGH)

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
Operating Frequency (F_o)	824	-	849	MHz	
Input Power	0	3.0	5	dBm	
Output Power, P_{MAX}	34.5	35.0	-	dBm	Freq = 824 to 849 MHz
Degraded Output Power	32.5	33.5	-	dBm	$V_{BATT} = 3.0$ V, $T_C = 85$ $^{\circ}$ C, $P_{IN} = 0$ dBm
PAE @ P_{MAX}	-	54	-	%	Freq = 824 to 849 MHz
Forward Isolation 1	-	-35	-	dBm	TX_EN = LOW, $V_{RAMP} = 0.2$ V $P_{IN} = 5$ dBm,
Forward Isolation 2	-	-25	-	dBm	TX_EN = HIGH, $V_{RAMP} = 0.2$ V, $P_{IN} = 5$ dBm
Cross Isolation ($2F_o$ @ DCS/PCS Port)	-	-30	-	dBm	$V_{RAMP} = 0.2$ V to 1.6 V
Harmonics 2fo $n \cdot F_o$, ($n \geq 3$), $F_o \leq 12.75$ GHz	- -	-25 -30	- -	dBm	Over all output power levels
Stability	VSWR = 8:1 All Phases, $P_{OUT} \leq 34.5$ dBm				
	-	-	-36	dBm	$F_{OUT} < 1$ GHz
	-	-	-30	dBm	$F_{OUT} > 1$ GHz
Ruggedness	-	-	10:1	VSWR	All load phases, $P_{OUT} < 34.5$ dBm
RX Noise Power	-	-87	-	dBm	$F_{TX} = 849$ MHz, RBW = 100 kHz, $F_{RX} = 869$ to 894 MHz, $P_{OUT} \leq 34.5$ dBm
Input VSWR	-	1.5:1	-	-	Over all output power levels

Table 8: Electrical Characteristics for GSM900

($V_{BATT} = 3.5\text{ V}$, $P_{IN} = 3.0\text{ dBm}$, Pulse Width = 1154 μs , Duty 25%,
 $Z_{IN} = Z_{OUT} = 50\ \Omega$, $T_C = 25\ ^\circ\text{C}$, $V_{RAMP} = 1.6\text{ V}$, BS = LOW, TX_EN = HIGH)

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
Operating Frequency (F_o)	880	-	915	MHz	
Input Power	0	3.0	5	dBm	
Output Power, P_{MAX}	34.5	35.0	-	dBm	Freq = 880 to 915 MHz
Degraded Output Power	32.5	33.5	-	dBm	$V_{BATT} = 3.0\text{ V}$, $T_C = 85\ ^\circ\text{C}$, $P_{IN} = 0\text{ dBm}$
PAE @ P_{MAX}	-	56	-	%	Freq = 880 to 915 MHz
Forward Isolation 1	-	-35	-	dBm	TX_EN = LOW, $V_{RAMP} = 0.2\text{ V}$ $P_{IN} = 5\text{ dBm}$,
Forward Isolation 2	-	-25	-	dBm	TX_EN = HIGH, $V_{RAMP} = 0.2\text{ V}$, $P_{IN} = 5\text{ dBm}$
Cross Isolation ($2F_o$ @ DCS/PCS Port)	-	-30	-	dBm	$V_{RAMP} = 0.2\text{ V to }1.6\text{ V}$
Harmonics $2f_o$ $n \cdot F_o$, ($n \geq 3$), $F_o \leq 12.75\text{ GHz}$	- -	-25 -30	- -	dBm	Over all output power levels
Stability	VSWR = 8:1 All Phases, $P_{OUT} \leq 34.5\text{ dBm}$				
	-	-	-36	dBm	$F_{OUT} < 1\text{ GHz}$
	-	-	-30	dBm	$F_{OUT} > 1\text{ GHz}$
Ruggedness	-	-	10:1	VSWR	All load phases, $P_{OUT} < 34.5\text{ dBm}$
RX Noise Power	-	-84	-	dBm	$F_{TX} = 915\text{ MHz}$, RBW = 100 kHz, $F_{RX} = 925\text{ to }935\text{ MHz}$, $P_{OUT} \leq 34.5\text{ dBm}$
	-	-87	-	dBm	$F_{TX} = 915\text{ MHz}$, RBW = 100 kHz, $F_{RX} = 935\text{ to }960\text{ MHz}$, $P_{OUT} \leq 34.5\text{ dBm}$
Input VSWR	-	1.5:1	-	-	Over all output power levels

Table 9: Electrical Characteristics for DCS

($V_{BATT} = 3.5$ V, $P_{IN} = 3.0$ dBm, Pulse Width = 1154 μ s, Duty 25%,
 $Z_{IN} = Z_{OUT} = 50$ Ω , $T_C = 25$ $^{\circ}$ C, $V_{RAMP} = 1.6$ V, BS = HIGH, TX_EN = HIGH)


PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
Operating Frequency	1710	-	1785	MHz	
Input Power	0	3.0	5	dBm	
Output Power, P_{MAX}	32	33	-	dBm	
Degraded Output Power	30	31	-	dBm	$V_{BATT} = 3.0$ V, $T_C = 85$ $^{\circ}$ C, $P_{IN} = 0$ dBm
PAE @ P_{MAX}	-	53	-	%	Freq = 1710 to 1785 MHz
Forward Isolation 1	-	-40	-	dBm	TX_EN = LOW, $V_{RAMP} = 0.2$ V $P_{IN} = 5$ dBm,
Forward Isolation 2	-	-18	-	dBm	TX_EN = HIGH, $V_{RAMP} = 0.2$ V, $P_{IN} = 5$ dBm
Cross Isolation ($2F_o$ @ DCS/PCS Port)	-	-30	-	dBm	$V_{RAMP} = 0.2$ V to 1.6 V
Harmonics $2f_o$ $n \cdot f_o$, ($n \geq 3$), $F_o \leq 12.75$ GHz	- -	-20 -30	- -	dBm	Over all output power levels
Stability	VSWR = 8:1 All Phases, $P_{OUT} \leq 32$ dBm				
	-	-	-36	dBm	$F_{OUT} < 1$ GHz
	-	-	-30	dBm	$F_{OUT} > 1$ GHz
Ruggedness	-	-	10:1	VSWR	All load phases, $P_{OUT} < 32$ dBm
RX Noise Power	-	-86	-	dBm	$F_{TX} = 1785$ MHz, RBW = 100 kHz, $F_{RX} = 1805$ to 1880 MHz, $P_{OUT} \leq 32$ dBm
Input VSWR	-	1.5:1	-	-	Over all output power levels

Table 10: Electrical Characteristics for PCS

($V_{BATT} = 3.5$ V, $P_{IN} = 3.0$ dBm, Pulse Width = 1154 μ s, Duty 25%,
 $Z_{IN} = Z_{OUT} = 50$ Ω , $T_C = 25$ $^{\circ}$ C, $V_{RAMP} = 1.6$ V, BS = HIGH, TX_EN = HIGH)

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
Operating Frequency	1850	-	1910	MHz	
Input Power	0	3.0	5	dBm	
Output Power, P_{MAX}	32	33	-	dBm	
Degraded Output Power	30	31	-	dBm	$V_{BATT} = 3.0$ V, $T_C = 85$ $^{\circ}$ C, $P_{IN} = 0$ dBm
PAE @ P_{MAX}	-	51	-	%	Freq = 1850 to 1910 MHz
Forward Isolation 1	-	-40	-	dBm	TX_EN = LOW, $V_{RAMP} = 0.2$ V $P_{IN} = 5$ dBm,
Forward Isolation 2	-	-18	-	dBm	TX_EN = HIGH, $V_{RAMP} = 0.2$ V, $P_{IN} = 5$ dBm
Harmonics 2fo n*Fo, (n \geq 3), Fo \leq 12.75 GHz	- -	-20 -30	- -	dBm	Over all output power levels
Stability	VSWR = 8:1 All Phases, $P_{OUT} \leq 32$ dBm				
	-	-	-36	dBm	$F_{OUT} < 1$ GHz
	-	-	-30	dBm	$F_{OUT} > 1$ GHz
Ruggedness	-	-	10:1	VSWR	All load phases, $P_{OUT} < 32$ dBm
RX Noise Power	-	-86	-	dBm	$F_{TX} = 1910$ MHz, RBW = 100 kHz, $F_{RX} = 1930$ to 1990 MHz, $P_{OUT} \leq 32$ dBm
Input VSWR	-	1.5:1	-	-	Over all output power levels

APPLICATION INFORMATION




* Filtering may be required to filter noise from baseband.

** This component should be placed as close to the device pin as possible.

++ These components are recommended as good design practice for improving noise rejection characteristics. The values specified are not critical as they may not be required in the final application.

Figure 3: Application Schematic

PACKAGE OUTLINE



Symbol	MILLIMETERS			INCHES			NOTE
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
A	1.16	1.31	1.46	0.045	0.051	0.057	--
A1	--	0.30	--	--	0.012	--	--
b	--	0.50	--	--	0.020	--	--
c	--	0.10	--	--	0.004	--	--
D	5.88	6.00	6.12	0.231	0.236	0.240	--
D1	--	1.19	--	--	0.047	--	--
D2	--	3.58	--	--	0.141	--	--
E	5.88	6.00	6.12	0.231	0.236	0.240	--
E1	--	4.08	--	--	0.161	--	--
E2	--	5.79	--	--	0.228	--	--
e	--	0.89	--	--	0.035	--	--
e1	--	1.22	--	--	0.048	--	--
L	--	0.50	--	--	0.020	--	--

NOTES:

1. CONTROLLING DIMENSIONS: MILLIMETERS
2. UNLESS SPECIFIED TOLERANCE=±0.076[0.003].
3. --
4. --
5. --

Figure 4: Package Outline

TOP BRAND



- | | |
|-------------------------|---|
| 1. PIN 1 INDICATOR: | LASER MARK |
| 2. ANADIGICS LOGO SIZE: | X=0.040±0.010 Y=0.048±0.010 |
| 3. TEXT: | TYPE: ELITE
SIZE: AS LARGE AS POSSIBLE |
| 4. PART NUMBER: | AWT6166 |
| 5. YEAR AND WORK WEEK: | YYWW: YY = YEAR, WW = WORK WEEK |
| 6. WAFER LOT NUMBER: | LLLLL = WAFER LOT#
- WAFER ID: -SS = WAFER I.D. |
| 7. BOM NUMBER: | BBBB-N |
| 8. COUNTRY CODE: | CC = TH for THAILAND, TW for TAIWAN,
PH for PHILIPPINES, CH for CHINA,
ID for INDONESIA, HK for HONG KONG |

Figure 5: Branding Specification

NOTES



ANADIGICS, Inc.

141 Mount Bethel Road
Warren, New Jersey 07059, U.S.A.
Tel: +1 (908) 668-5000
Fax: +1 (908) 668-5132

URL: <http://www.anadigics.com>
E-mail: Mktg@anadigics.com

IMPORTANT NOTICE

ANADIGICS, Inc. reserves the right to make changes to its products or to discontinue any product at any time without notice. The product specifications contained in Advanced Product Information sheets and Preliminary Data Sheets are subject to change prior to a product's formal introduction. Information in Data Sheets have been carefully checked and are assumed to be reliable; however, ANADIGICS assumes no responsibilities for inaccuracies. ANADIGICS strongly urges customers to verify that the information they are using is current before placing orders.

WARNING

ANADIGICS products are not intended for use in life support appliances, devices or systems. Use of an ANADIGICS product in any such application without written consent is prohibited.