## $1^{2} \mathrm{C}$ BUS compatible serial EEPROM

## BR24C01A-W / BR24C01AF-W / BR24C01AFJ-W / BR24C01AFV-W / BR24C02-W / BR24C02F-W / BR24C02FJ-W / BR24C02FV-W / BR24C04-W / BR24C04F-W / BR24C04FJ-W / BR24C04FV-W

The BR24C01A-W, BR24C02-W, and BR24C04-W series are 2-wire ( ${ }^{2}$ C BUS type) serial EEPROMs which are electrically programmable.

* ${ }^{2}$ C C BUS is a registered trademark of Philips.


## - Applications

VCRs, TVs, printers, car stereos, cordless telephones, short wave radios, programmable DIP switches

## - Features

1) $128 \times 8$ bits ( 1 k ) serial EEPROM.
(BR24C01A-W / AF-W / AFJ-W / AFV-W)
256×8bits (2k) serial EEPROM.
(BR24C02-W / F-W / FJ-W / FV-W)
$512 \times 8$ bits ( 4 k ) serial EEPROM.
(BR24C04-W / F-W / FJ-W / FV-W)
2) Two wire serial interface.
3) Operating voltage range : $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$
4) Low current consumption

Active (at 5V) : 1.5 mA (Typ.)
Standby (at 5V) : $0.1 \mu \mathrm{~A}$ (Typ.)
5) Auto erase and auto complete functions can be used during write operations.
6) Page write function.

BR24C01A-W / AF-W / AFJ-W / AFV-W : 8 bytes
BR24C02-W / F-W / FJ-W / FV-W : 8 bytes
BR24C04-W / F-W / FJ-W / FV-W : 16 bytes
7) DATA security

Write protect feature
Inhibit to WRITE at low Vcc
8) Noise filters at SCL and SDA pins.
9) Address can be incremented automatically during read operations.
10) Compact packages.
11) Rewriting possible up to 100,000 times
12) Data can be stored for ten years without corruption.

- Absolute maximum ratings $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Limits | Unit |
| :---: | :---: | :---: | :---: |
| Applied voltage | Vcc | $-0.3 \sim+6.5$ | V |
| Power dissipation | Pd | 300(SSOP-B8) | mW |
|  |  | 450(SOP8, SOP-J8) |  |
|  |  | 800(DIP8) |  |
| Storage temperature | Tstg | -65~+125 | ${ }^{\circ} \mathrm{C}$ |
| Operating temperature | Topr | -40~+85 | ${ }^{\circ} \mathrm{C}$ |
| Input voltage | - | $-0.3 \sim \mathrm{Vcc}+0.3$ | V |

[^0]-Recommended operating conditions ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Limits | Unit |
| :--- | :---: | :---: | :---: |
| Power supply voltage | $\mathrm{V}_{\mathrm{cc}}$ | $2.7 \sim 5.5$ (WRITE) | V |
|  |  | $2.7 \sim 5.5$ (READ) | V |
| Input voltage | $\mathrm{V}_{\mathrm{IN}}$ | $0 \sim \mathrm{Vcc}$ | V |

## - Block diagram

BR24C01A-W / AF-W / AFJ-W / AFV-W


BR24C02-W / F-W / FJ-W / FV-W


BR24C04-W / F-W / FJ-W / FV-W


## -Pin descriptions

| Pin name | Function |
| :---: | :--- |
| A0, A1, A2 | Slave address setting pin |
| SCL | Serial data clock |
| SDA | Serial data input / output $\quad *$ |
| WP | Write protect pin |
| VCc | Power supply |
| GND |  |
| * An open drain output requires a pull-up resistor. |  |


| Pin name | Function |
| :---: | :--- |
| A0, A1, A2 | Slave address setting pin |
| SCL | Serial data clock |
| SDA | Serial data input / output |
| WP | Write protect pin |
| Vcc | Power supply |
| GND | Ground |
| * An open drain output requires a pull-up resistor. |  |


| Pin name | Function |
| :---: | :--- |
| A0 | N.C. |
| A1, A2 | Slave address setting pin |
| SCL | Serial data clock |
| SDA | Serial data input / output |
| WP | Write protect pin |
| VCC | Power supply |
| GND | Ground |
| * An open drain output requires a pull-up resistor. |  |

BR24C01A-W / BR24C01AF-W / BR24C01AFJ-W / BR24C01AFV-W / BR24C02-W / BR24C02F-W /
Memory ICs
BR24C02FJ-W / BR24C02FV-W / BR24C04-W / BR24C04F-W / BR24C04FJ-W / BR24C04FV-W

- Electrical characteristics

DC characteristics (unless otherwise noted, $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=2.7$ to 5.5 V )

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high level voltage | $\mathrm{V}_{\mathrm{IH}}$ | 0.7 Vcc | - | - | V | - |
| Input low level voltage | VIL | - | - | 0.3 Vcc | V | - |
| Output low level coltage | Vol | - | - | 0.4 | V | $\mathrm{lol}=3.0 \mathrm{~mA}$ (SDA) |
| Input leakage current | lıI | -1 | - | 1 | $\mu \mathrm{A}$ | $\mathrm{VIN}=0 \mathrm{~V} \sim \mathrm{Vcc}^{\text {c }}$ |
| Output leakage current | ILo | -1 | - | 1 | $\mu \mathrm{A}$ | Vout=0V~Vcc |
| operatingcurrent dissipation | Icc | - | - | 2.0 | mA | $\mathrm{Vcc}=5.5 \mathrm{~V}$, fscl $=400 \mathrm{kHz}$ |
| Standby current | Isb | - | - | 2.0 | $\mu \mathrm{A}$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{SDA} \cdot \mathrm{SCL}=\mathrm{Vcc}$ A0, A1, A2=GND, WP=GND |

© Not designed for radiation resistance.

Operating timing characteristics (unless otherwise noted, $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=2.7$ to 5.5 V )

| Parameter | Symbol | $\mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$ |  |  | $\mathrm{Vcc}=3 \mathrm{~V} \pm 10 \%$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| SCL frequency | fscl | - | - | 400 | - | - | 100 | kHz |
| Data clock HIGH time | tHIGH | 0.6 | - | - | 4.0 | - | - | $\mu \mathrm{s}$ |
| Data clock LOW time | tıow | 1.2 | - | - | 4.7 | - | - | $\mu \mathrm{s}$ |
| SDA / SCL rise time | tR | - | - | 0.3 | - | - | 1.0 | $\mu \mathrm{s}$ |
| SDA / SCL fall time | tF | - | - | 0.3 | - | - | 0.3 | $\mu \mathrm{s}$ |
| Start condition hold time | tho : STA | 0.6 | - | - | 4.0 | - | - | $\mu \mathrm{s}$ |
| Start condition setup time | tsu: STA | 0.6 | - | - | 4.7 | - | - | $\mu \mathrm{s}$ |
| Input data hold time | thd: DAT | 0 | - | - | 0 | - | - | ns |
| Input data setup time | tsu : DAT | 100 | - | - | 250 | - | - | ns |
| Output data delay time | tpd | 0.1 | - | 0.9 | 0.2 | - | 3.5 | $\mu \mathrm{s}$ |
| Output data hold time | toh | 0.1 | - | - | 0.2 | - | - | $\mu \mathrm{s}$ |
| Stop condition setup time | tsu : STO | 0.6 | - | - | 4.7 | - | - | $\mu \mathrm{s}$ |
| Bus open time before start of transfer | tbuF | 1.2 | - | - | 4.7 | - | - | $\mu \mathrm{s}$ |
| Internal write cycle time | twr | - | - | 10 | - | - | 10 | ms |
| Noise erase valid time (SCL / SDA pins) | t | - | - | 0.05 | - | - | 0.1 | $\mu \mathrm{s}$ |

## Memory ICs BR24C02FJ-W / BR24C02FV-W / BR24C04-W / BR24C04F-W / BR24C04FJ-W / BR24C04FV-W

## $\bullet$ Timing charts



- Data is read on the rising edge of SCL.
- Data is output in synchronization with the falling edge of SCL.

Fig. 1 Synchronized data input / output timing


Fig. 2 Write cycle timing

## -Circuit operation

(1) Start condition (recognition of start bit)

Before executing any command, when SCL is HIGH, a start condition (start bit) is required to cause SDA to fall from HIGH to LOW. This IC is designed to constantly detect whether there is a start condition (start bit) for the SDA and SCL line, and no commands will be executed unless this condition is satisfied.
(See Fig. 1 for the synchronized data input / output timing.)
(2) Stop condition (recognition of stop bit)

To stop any command, a stop condition (stop bit) is required. A stop condition is achieved when SDA goes from LOW to HIGH while SCL is HIGH. This enables commands to be completed.
(See Fig. 1 for the synchronized data input / output timing.)
(3) Precautions concerning write commands In the WRITE mode, the transferred data is not written to the memory unless the stop bit is executed.
(4) Device addressing

## -BR24C01A-W / AF-W / AFJ-W / AFV-W, BR24C02-W / F-W / FJ-W /FV-W

1) Make sure the slave address is output from the master immediately after the start condition.
2) The upper four bits of the slave address are used to determine the device type. The device code for this IC is fixed at "1010".
3) The next three bits of the slave address (A2, A1, A0 ... device address) are used to select the device. This IC can address up to eight devices on the same bus.
4) The lowermost bit of the slave address (R/种 ... READ / $\overline{\mathrm{WRITE}})$ is used to set the write or read mode as follows. $\mathrm{R} / \overline{\mathrm{W}}$ set to $0 \ldots$ Write (Random read word address setting is also 0 ) R/W set to $1 \ldots$. Read

| 1010 | A 2 | A 1 | A 0 | $\mathrm{R} / \overline{\mathrm{W}}$ |
| :--- | :--- | :--- | :--- | :--- |

-BR24C04-W / F-W / FJ-W / FV-W

1) Make sure the slave address is output from the master in continuation with the start condition.
2) The upper four bits of the slave address are used to determine the device type. The device code for this IC is fixed at "1010".
3) The next two bits of the slave address (A2, A1, ... device address) are used to select the device. This IC can address up to four devices on the same bus.
4) The next bit of the slave address (PS ... Page Select) is used to select the page. As shown below, it can write to or read from any of the 256 words in the two pages in memory.
PS set to 0 ... Page 1 (000 to 0FF)
PS set to 1 ... Page 2 ( 100 to 1FF)
5) The lowermost bit of the slave address ( $\mathrm{R} / \overline{\mathrm{W}} \ldots \mathrm{READ} / \overline{\mathrm{WRITE}})$ is used to set the write or read mode as follows. $R / \bar{W}$ set to $0 \ldots$ Write
(Random read word address setting is also 0 )
$R / \bar{W}$ set to 1 ... Read

| 1010 | A2 | A1 | PS | $R / \bar{W}$ |
| :--- | :--- | :--- | :--- | :--- |

(5) Write protect (WP)

When WP pin set to Vcc (High level), write protect is set by all address. When WP pin set to GND (Low level), enable to write to all address. Either control this pin or connect to GND (or Vcc). It is inhibited from being left unconnected.
(6) ACK signal

The acknowledge signal (ACK signal) is determined by software and is used to indicate whether or not a data transfer is proceeding normally. The transmitting device, whether the master or slave, opens the bus after an 8-bit data output ( $\mu$-COM when a write or read command of the slave address input ; this IC when reading data).
For the receiving device during the ninth clock cycle, SDA is set to LOW and an acknowledge signal (ACK signal) is sent to indicate that it received the 8-bit data (this IC when a write command or a read command of the slave address input, $\mu$-COM when a read command data output).
The ICs output a LOW acknowledge signal (ACK signal) after recognizing the start condition and slave address (8 bits).
When data is being write to the ICs, a LOW acknowledge signal (ACK signal) is output after the receipt of each eight bits of data (word address and write data).

When data is being read from the IC, eight bits of data (read data) are output and the IC waits for a returned LOW acknowledge signal (ACK signal). When an acknowledge signal (ACK signal) is detected and a stop condition is not sent from the master ( $\mu$-COM) side, the IC continues to output data. If an acknowledge signal (ACK signal) is not detected, the IC interrupts the data transfer and ceases reading operations after recognizing the stop condition (stop bit). The IC then enters the waiting or standby state.
(See Fig. 3 for acknowledge signal (ACK signal) response.)


Fig. 3 Acknowledge (ACK signal) response
(during write and read slave address input)
(7) Byte write cycle

BR24C01A-W / AF-W / AFJ-W / AFV-W


Fig. 4

BR24C02-W / F-W / FJ-W / FV-W


Fig. 5

BR24C04-W / F-W / FJ-W / FV-W


Fig. 6

- Data is written to the address designated by the word address (n address).
- After eight bits of data are input, the data is written to the memory cell by issuing the stop bit.
(8) Page write cycle

BR24C01A-W / AF-W / AFJ-W / AFV-W


WP $\qquad$

- A 8-byte write is possible using this command.
- Th page write command arbitrarily sets the upper four bits (WA6 to WA3) of the word address. The lower three bits (WA2 and WA0) can write up to eight bytes of data with the address being incremented internally.

BR24C02-W / F-W / FJ-W / FV-W


Fig. 8

- A 8-byte write is possible using this command.
- Th page write command arbitrarily sets the upper five bits (WA7 to WA3) of the word address. The lower three bits (WA2 and WA0) can write up to eight bytes of data with the address being incremented internally.

BR24C04-W / F-W / FJ-W / FV-W


Fig. 9

- A 16-byte write is possible using this command.
- Th page write command arbitrarily sets the upper four bits (WA7 to WA4) of the word address. The lower four bits (WA3 and WAO) can write up to sixteen bytes of data with the address being incremented internally.
(9) Current read cycle

BR24C01A-W / AF-W / AFJ-W / AFV-W


Fig. 10
BR24C02-W / F-W / FJ-W /FV-W


Fig. 11
BR24C04-W / F-W / FJ-W /FV-W


Fig. 12

- In case the previous operation is random or current read (which includes sequential read respectively), the internal address counter is increased by one from the last accessed address ( n ). Thus current read outputs the data of the next word address $(n+1)$.
If the last command is byte or page write, the internal address counter stays at the last address ( n ). Thus current read outputs the data of the word address ( n ).
If the master does not transfer the acknowledge but does generate a stop condition, the current address read operation only provides s single byte of data.
At this point, this IC discontinues transmission.
- When an ACK signal LOW is detected after D0 and a stop condition is not sent from the master ( $\mu-\mathrm{COM}$ ), the next word address data can be read. [All words all read enabled]
(See Fig. 16 to 18 for the sequential read cycles.)
- This command is ended by inputting HIGH to the ACK signal after DO and raising the SDA signal (stop condition) by setting SCL to HIGH.
(10) Random read cycle

BR24C01A-W / AF-W / AFJ-W / AFV-W


Fig. 13

BR24C02-W / F-W / FJ-W / FV-W


Fig. 14

## BR24C04-W / F-W / FJ-W / FV-W



Fig. 15

- This command can read the designated word address data.
- When an ACK signal LOW is detected after D0 and a stop condition is not sent from the master ( $\mu$-COM), the next word address data can be read. [All words all read enabled]
(See Fig. 16 to 18 for the sequential read cycles.)
- This command is ended by inputting a HIGH signal to the ACK signal after D0 and raising the SDA signal (stop condition) by raising SCL to HIGH.
(11) Sequential read cycle (For a current read)

BR24C01A-W / AF-W / AFJ-W / AFV-W


Fig. 16

BR24C02-W / F-W / FJ-W / FV-W


Fig. 17
BR24C04-W / F-W / FJ-W / FV-W


Fig. 18

- When an ACK signal LOW is detected after DO and a stop condition is not sent from the master ( $\mu-\mathrm{COM}$ ), the next word address data can be read. [All words can be read]
- This command is ended by inputting a HIGH signal to the ACK signal after DO and raising the SDA signal (stop condition) using the SCL signal HIGH.
- Sequential reading can also be done with a random read.


## -Operation notes

(1) During power rise

During power rise, the Vcc may rise passing though the low voltage domain in which the IC internal circuit does not work. For this reason, there is a risk of misoperation when the power rises without full IC internal reset.
To prevent this, pay attention to the following points during a power rise.

1) $\operatorname{Set}$ SCL = SDA = "HIGH"
2) Raise the power so as to active the Power On Reset (P. O. R) circuit.

Follow the steps below as to operate the P. O. R. circuit properly.

1) Set the power rise time ( tR ) to within 10 ms .
2) Set the OFF domain for once power has been cut to 100 mS minimum.

(2) SDA terminal pull-up resistance

The SDA terminal is an open drain output. Consequently, it requires an external pull-up resistance. The appropriate pull-up resistance value is selected from the IC Vol-lol features., which have been appended as measuring data, as well as $\mathrm{V}_{\mathrm{IL}}$ and IL and other personal icons that control the IC in question.

Recommended values 2.0 k to 10 kW


OUTPUT CURRENT : lol (mA)
—Vcc=3.0V $\quad . . . . \mathrm{Vcc}=5.0 \mathrm{~V} \quad-\cdot \cdot \mathrm{Vcc}=3.0 \mathrm{~V}-\cdot-\mathrm{Vcc}=5.0 \mathrm{~V} \quad--\mathrm{Vcc}=3.0 \mathrm{~V}-\cdots-\mathrm{Vcc}=5.0 \mathrm{~V}$

Fig. 19 Vol-lol features (Note : Typ.)

- External dimensions (Units : mm)



[^0]:    *1 Reduced by 3.0 mW for each increase in Ta of $1^{\circ} \mathrm{C}$ over $25^{\circ} \mathrm{C}$.
    *2 Reduced by 4.5 mW for each increase in Ta of $1^{\circ} \mathrm{C}$ over $25^{\circ} \mathrm{C}$.
    *3 Reduced by 8.0 mW for each increase in Ta of $1^{\circ} \mathrm{C}$ over $25^{\circ} \mathrm{C}$.

