

Advance Information

This document contains information on a product under development.
The parametric information contains target parameters that are subject to change.

Bt864A/865A


YCrCb to NTSC/PAL Digital Video Encoder

The Bt864A/865A is specifically designed for video systems requiring the generation of composite, Y/C (S-video) or RGB (SCART) video signals from an 8- or 16-bit YCrCb digital video stream. Worldwide video standards are supported including NTSC-M (N. America, Taiwan, Japan), PAL-B,D,G,H,I (Europe, Asia), PAL-M (Brazil), PAL-N (Uruguay, Paraguay) and PAL-Nc (Argentina). The Bt864A and Bt865A are functionally identical, with the exception that Bt865A can output the Macrovision level 7 anticopy algorithm.

Horizontal sync (HSYNC*) and vertical sync (VSYNC*) may be configured as inputs (slave mode) or outputs (master mode). BLANK* is an input and may be externally controlled. Horizontal and vertical blanking are automatically generated. The rise and fall times of sync, the burst envelope, and closed caption data are internally controlled.

Analog luminance (Y) and chrominance (C) information is available on the Y and C outputs for interfacing to S-video equipment. The composite analog video signal is output simultaneously onto two outputs. This allows one output to provide baseband composite video while the other drives an RF modulator. Analog RGB is also available to allow for support of the European SCART/PeriTV interface.

Functional Block Diagram



Distinguishing Features

- 8- or 16-bit 4:2:2 YCrCb inputs
- NTSC-M/PAL/PAL-M/PAL-N/PAL-Nc composite video outputs
- S-Video/RGB (SCART) outputs
- CCIR 601 or square pixel operation
- 2x oversampling
- 10-bit DACs
- Master or slave video timing
- Auto mode detection function (slave mode)
- Interlaced/noninterlaced operation
- Macrovision 7 support (Bt865A only)
- Closed caption encoding
- Teletext encoding (WST system B)
- I²C Interface
- On-board voltage reference
- Power-down modes
- 52-pin PQFP package
- Programmable luma delay (single-channel)
- 5 V or 3.3 V supply voltage
- CGMS/WSS (16:9)

Related Products

- Bt852
- Bt856/7
- Bt864/5
- Bt866/7

Applications

- Digital cable systems
- Satellite television setup boxes (DBS/DSS)
- DVD players
- Digital VCR (DVC, DVHS)
- VideoCD players
- Portable VideoCD players
- Digital cameras
- PC add-on cards

Ordering Information

Model Number	Package	Ambient Temperature Range
Bt864AKPF	52-Pin Plastic Quad Flatpack	0° to +70°C
Bt865AKPF	52-Pin Plastic Quad Flatpack	0° to +70°C

Copyright © 1997 Rockwell Semiconductor Systems. All rights reserved.
Print date: August 1997

Rockwell reserves the right to make changes to its products or specifications to improve performance, reliability, or manufacturability. Information furnished by Rockwell Semiconductor Systems is believed to be accurate and reliable. However, no responsibility is assumed by Rockwell Semiconductor Systems for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by its implication or otherwise under any patent or patent rights of Rockwell Semiconductor Systems.

Rockwell products are not designed or intended for use in life support appliances, devices, or systems where malfunction of a Rockwell product can reasonably be expected to result in personal injury or death. Rockwell customers using or selling Rockwell products for use in such applications do so at their own risk and agree to fully indemnify Rockwell for any damages resulting from such improper use or sale.

Bt is a registered trademark of Rockwell Semiconductor Systems. Product names or services listed in this publication are for identification purposes only, and may be trademarks or registered trademarks of their respective companies. All other marks mentioned herein are the property of their respective holders.

Specifications are subject to change without notice.


PRINTED IN THE UNITED STATES OF AMERICA

List of Figures

Figure 1.	Bt864A/865A Pinout Diagram	3
Figure 2.	Detailed Block Diagram	4
Figure 3.	HSYNC* Timing In Master Mode	7
Figure 4.	Interlaced 525-Line (NTSC) Video Timing	9
Figure 5.	Interlaced 525-Line (PAL-M) Video Timing	10
Figure 6a.	Interlaced 625-Line (PAL-B, D, G, H, I, Nc) Video Timing	11
Figure 6b.	Interlaced 625-Line (PAL-B, D, G, H, I, Nc) Video Timing	12
Figure 7a.	Interlaced 625-Line (PAL-N) Video Timing	13
Figure 7b.	Interlaced 625-Line (PAL-N) Video Timing	14
Figure 8.	Noninterlaced 262-Line (NTSC) Video Timing	15
Figure 9.	Noninterlaced 262-Line (PAL-M) Video Timing	15
Figure 10.	Noninterlaced 312-Line (PAL-B, D, G, H, I, N, N _c) Video Timing	15
Figure 11a.	Three-Stage Chrominance Filter	20
Figure 11b.	Three-Stage Chrominance Filter (Passband)	20
Figure 12a.	Luminance 2X Upsampling Filter Response	21
Figure 12b.	Luminance 2X Upsampling Filter Response (Passband)	21
Figure 13a.	DAC Sinx/x Response	25
Figure 13b.	DAC Sinx/x Response (Passband)	25
Figure 14.	Teletext Timing for Bt864A/865A Encoder	28
Figure 15.	Legal Values to TXHS and TXHE	28
Figure 16.	PQ Ratio Counter	29
Figure 17.	Typical WSS/CGMS Waveform	30
Figure 18.	Y (Luminance) Video Output Waveform SETUPDIS = 0	34
Figure 19.	Y (Luminance) Video Output Waveform SETUPDIS = 1	35
Figure 20.	C (Chrominance) Video Output Waveform SETUPDIS = 0	36
Figure 21.	C (Chrominance) Video Output Waveform SETUPDIS = 1	37
Figure 22.	CVBS (Composite) Video Output Waveform SETUPDIS = 0	38
Figure 23.	CVBS (Composite) Video Output Waveform SETUPDIS = 1	39
Figure 24.	Example Power Plane Layout	47
Figure 25.	Typical Connection Diagram and Parts List	48
Figure 26.	Example of Mutual Inductance	52
Figure 27.	Wiring for the Reset Input Pin	52
Figure 28.	I ² C Diagram	55
Figure 29.	YCrCb Video Input and Output Timing	61
Figure 30.	52-Pin PQFP	62

List of Tables

Table 1.	Pin Assignments	1
Table 2.	Field Resolutions and Clock Rates for Various Modes of Operation.	16
Table 3.	Horizontal Counter Values for Various Video Timings	17
Table 4.	DAC Coding	24
Table 5.	Teletext Clock P and Q Values	29
Table 6.	DAC Output Cross-Reference.	32
Table 7.	Y (Luminance) Video Output Truth Table SETUPDIS = 0	34
Table 8.	Y (Luminance) Video Output Truth Table SETUPDIS = 1	35
Table 9.	C (Chrominance) Video Output Truth Table SETUPDIS = 0	36
Table 10.	C (Chrominance) Video Output Truth Table SETUPDIS = 1	37
Table 11.	CVBS (Composite) Video Output Truth Table SETUPDIS = 0.	38
Table 12.	CVBS (Composite) Video Output Truth Table SETUPDIS = 1.	39
Table 13.	RGB Output Table (RGBOUT = 1)	39
Table 14.	Read-back Bit Map	41
Table 15.	Register Bit Map	42
Table 16.	Recommended Operating Conditions	57
Table 17.	Absolute Maximum Ratings.	57
Table 18.	DC Characteristics (VDD = 5 V)	58
Table 19.	AC Characteristics (VDD = 5 V, VAA = 5 V).	59



CIRCUIT DESCRIPTION

Pin Descriptions

Pin names, input/output assignments, numbers, and descriptions are listed in Table 1. Figure 1 illustrates the Bt864A/865A pinout diagram, and Figure 2 details the block diagram.

Table 1. Pin Assignments (1 of 3)

Pin Name	I/O	Pin #	Description
CLK	I	43	2x pixel clock input (TTL compatible).
RESET*	I	47	Reset control input (TTL compatible). A logical zero disables and resets video timing (horizontal, vertical, subcarrier counters to the start of VSYNC of first field) and resets the I ² C interface (but does not reset I ² C registers). RESET* must be a logical one for normal operation.
BLANK*	I	48	Composite blanking control input (TTL compatible). BLANK* is registered on the rising edge of CLK. The P[7:0] and Y[7:0] inputs are ignored while BLANK* is a logical zero.
VSYNC*	I/O	49	Vertical sync input/output (TTL compatible). As an output (master mode operation), VSYNC* is output following the rising edge of CLK. As an input (slave mode operation), VSYNC* is registered on the rising edge of CLK.
HSYNC*	I/O	50	Horizontal sync input/output (TTL compatible). As an output (master mode operation), HSYNC* is output following the rising edge of CLK. As an input (slave mode operation), HSYNC* is registered on the rising edge of CLK.
P[7:0]	I	35–28	YCrCb pixel inputs (TTL compatible) in 8-bit YCrCb mode. CrCb pixel inputs (TTL compatible) in 16-bit YCrCb mode. A higher index corresponds to a greater bit significance.
Y[7:0]	I	25, 24, 21–16	Y pixel inputs (TTL compatible) in 16-bit YCrCb mode. Y[7] enables internal color bars when operating in 8-bit YCrCb mode. A higher index corresponds to a greater bit significance. ⁽¹⁾
TTXDAT	I	27	Teletext bit stream input (TTL compatible). ⁽¹⁾
TTXREQ	O	38	Teletext request output (TTL compatible).



Table 1. Pin Assignments (2 of 3)

Pin Name	I/O	Pin #	Description
ALTADDR	I	26	Alternate slave address input (TTL compatible). A logical one configures the device to respond to an I ² C address of 0x88; a logical zero configures the device to respond to an I ² C address of 0x8A. ⁽¹⁾
SLAVE	I	42	Slave/master mode select input (TTL compatible). A logical one configures the device for slave video timing operation. A logical zero configures the device for master video timing operation. This pin may be connected directly to VDD or GND.
RGBOUT	I	14	Analog RGB control input (TTL compatible). A logical one configures the device to output analog RGB (RGBOUT mode) and one composite video output. A logical zero configures the device to generate S-video along with two composite video outputs. This pin may be connected directly to VDD or GND.
FIELD	O	15	Field control output (TTL compatible). FIELD transitions after the rising edge of CLK, two clock cycles following falling HSYNC*. It is a logical zero during FIELD 1 and is a logical one during FIELD 2.
SLEEP	I	39	Power-down control input (TTL compatible). A logical one configures the device for power-down mode. A logical zero configures the device for normal operation. This pin may be connected directly to VDD or GND.
SDA	I/O	40	Serial interface data input/output (TTL compatible). Data is written to and read from the device via this serial bus.
SCL	I	41	Serial interface clock input (TTL compatible). The maximum clock rate is 100 kHz.
VDD3V	I	44	Input threshold adjustment. When low, indicates nominal supply voltage of 5 volts. When high, indicates nominal supply voltage of 3.3 volts.
CVBS/B	O	8	Composite video or Blue (with blanking and sync, and optionally, Macrovision encoding). Optional luma delay channel for composite video output.
AGND (CVBS/B)		6	Analog ground for pin CVBS/B.
CVBS/G	O	10	Composite video or Green (with blanking and sync, and optionally, Macrovision encoding).
AGND (CVBS/G)		7	Analog ground for pin CVBS/G.
C/R	O	12	Modulated chrominance, or Red.
AGND (C/R)		9	Analog ground for pin C/R.
Y/CVBS	O	13	Luminance or composite video (with blanking, sync, and optionally, Macrovision encoding, and/or closed-captioning encoding).
AGND (Y/CVBS)		11	Analog ground for pin Y/CVBS.
FSADJUST	I	1	Full-scale adjust control pin. A resistor (RSET) connected between this pin and GND controls the full-scale output current on the analog outputs. For standard operation, use the nominal RSET values shown under Recommended Operating Conditions.



Table 1. Pin Assignments (3 of 3)

Pin Name	I/O	Pin #	Description
VBIAS	O	2	DAC bias voltage. A 0.1 μ F ceramic capacitor must be used to decouple this pin to GND. The capacitor must be as close to the device as possible to keep lead lengths to an absolute minimum.
VREF	O	3	Voltage reference pin. A 0.1 μ F ceramic capacitor must be used to decouple this pin to GND. The capacitor must be as close to the device as possible to keep lead lengths to an absolute minimum.
COMP	O	5	Compensation pin. A 0.1 μ F ceramic capacitor must be used to decouple this pin to VAA. The capacitor must be as close to the device as possible to keep lead lengths to an absolute minimum.
VAA	-	4	Analog power. Refer to PC Board Considerations section of this document.
VDD	-	37, 23, 46	Digital power. Refer to the PC Board Considerations section of this document.
AGND	-	51, 52	Analog ground. Refer to the PC Board Considerations section of this document.
GND	-	22, 36, 45	Digital ground. Refer to the PC Board Considerations section of this document.

Notes: (1). Any unused inputs should not be left floating.

Figure 1. Bt864A/865A Pinout Diagram







Figure 2. Detailed Block Diagram





Clock Timing

A clock signal with a frequency twice the pixel sampling rate must be present at the CLK pin. The device generates an internal pixel CLOCK that in slave mode is synchronized to the HSYNC* pin. This signal is used to increment the horizontal pixel and vertical line counters and to register the pixel (P[7:0], Y[7:0], TTXDAT, RESET*, BLANK*, SLAVE, HSYNC*, and VSYNC*) inputs. All setup and hold timing specifications are measured with respect to the rising edge of CLK.

Pixel Input Timing

8-bit YCrCb Input Mode

The 8-bit YCrCb multiplexed input mode is selected by default. Multiplexed Y, Cb, and Cr data is input through the P[7:0] inputs. By default, the input sequence for active video pixels must be Cb0, Y0, Cr0, Y1, Cb2, Y2, Cr2, Y3, etc. in accordance with CCIR656.

16-bit YCrCb Input Mode

The 16-bit mode is selected by setting the YC16 register bit. Y data is input through the Y[7:0] inputs. Multiplexed Cb and Cr data is input through the P[7:0] inputs.

Pixel Synchronization

The default input pixel sequence is such that the next clock after HSYNC* goes low will be the start of the 4-byte Cb/Y/Cr/Y sequence in 8-bit mode, or Y/Cb sample pair in 16-bit mode. This is true for slave mode, and for master mode with the default HSYNC* timing. This sequence can be changed by the SYNC DLY and CBSWAP bits in both master and slave modes, or by using the variable HSYNC* timing in master mode.

The SYNC DLY bit will decrease the delay between the HSYNC* pin and the analog output by one clock cycle. The pixel-to-analog out timing is unaffected. This makes the next pixel after the falling edge of HSYNC* the last Y of the Cb/Y/Cr/Y sequence in 8-bit mode.

The CBSWAP bit will shift the sequence at the input such that the next sample after the falling edge of HSYNC* will be the Cr sample of the Cb/Y/Cr/Y sequence in 8-bit mode, or the Y/Cr sample pair in 16-bit mode. The relationship between the HSYNC* pin and the analog output is unaffected, as is the pixel-to-analog out timing.




HSYNC* Timing

Master Mode There are two HSYNC* timing modes in master mode; default mode and variable HSYNC* timing mode. The variable HSYNC* timing mode is enabled by setting ADJHSYNC high. This mode allows the user to specify the placement of the falling and rising edges of HSYNC* by using the HSYNCF and HSYNCR registers, respectively. The values of registers HSYNCF and HSYNCR correspond to the pixel count of the internal pixel counter (see Figure 3). HSYNCF and HSYNCR cannot be zero and cannot be equal. Values must also be less than or equal to the total horizontal resolution given in Table 2. If the internal pixel counter resets before the rising edge occurs, the part will not automatically reset, but will wait until the pixel counter reaches the specified HSYNCR value. The placement of the analog horizontal sync pulse is fixed relative to the internal pixel counter, therefore when the rising and falling edges of HSYNC* are moved, the pipeline delay between the HSYNC* pulse and the analog horizontal sync pulse is altered. In this mode, the pipeline delay from HSYNC* to analog sync out is $40 - (2 * \text{HSYNCF})$ if $\text{SYNCDLY} = 0$, and $41 - (2 * \text{HSYNCF})$ if $\text{SYNCDLY} = 1$. In the default HSYNC* timing mode, the placement of the edges of the HSYNC* pulse are fixed, with the exception of the one clock delay available through the register SYNCDLY. In this mode, the pipeline delay from HSYNC* to analog sync out is 40 clocks if $\text{SYNCDLY} = 0$, and 41 clocks if $\text{SYNCDLY} = 1$. In the default mode, the delay from internal horizontal pixel counter reset to the falling edge of HSYNC* is 2 clocks.



Figure 3. HSYNC* Timing In Master Mode



Slave Mode

Slave mode does not support a variable HSYNC* timing mode. The default pipeline delay from the HSYNC* falling edge to analog sync out falling edge is 47 clocks if SYNC DLY = 0, and 46 clocks if SYNC DLY = 1. The default delay from the falling edge of HSYNC* input to internal horizontal pixel counter reset is 5 clocks. In both master and slave modes, the pixel data pipeline delay is 52 clocks.



Video Timing

The width of the analog horizontal sync pulses and the start and end of color burst are automatically calculated and inserted for each mode according to ITU-RBT.470-3. Color burst is disabled on appropriate scan lines. Serration and equalization pulses are generated on appropriate scan lines. In addition, rise and fall times of sync, closed-caption data transitions, and the burst envelope are internally controlled. Figures 4–10 show the timing characteristics for various Bt864A/865A modes of operation.



Figure 4. Interlaced 525-Line (NTSC) Video Timing






Figure 5. Interlaced 525-Line (PAL-M) Video Timing






Figure 6a. Interlaced 625-Line (PAL-B, D, G, H, I, Nc) Video Timing






Figure 6b. Interlaced 625-Line (PAL-B, D, G, H, I, Nc) Video Timing






Figure 7a. Interlaced 625-Line (PAL-N) Video Timing






Figure 7b. Interlaced 625-Line (PAL-N) Video Timing






Figure 8. Noninterlaced 262-Line (NTSC) Video Timing




Figure 9. Noninterlaced 262-Line (PAL-M) Video Timing





Figure 10. Noninterlaced 312-Line (PAL-B, D, G, H, I, N, N_c) Video Timing





Reset If the RESET* pin is held low during a single rising edge of CLK, the subcarrier phase is set to zero, and the horizontal and vertical counters are held to the first pixel and second line of FIELD1. Counting resumes on the first rising edge of CLK after rising RESET*.

A software reset will occur immediately after writing a 1 to register SRESET. This will reset all software-programmable register bits to zero.

On power-up, the Bt864A/865A will automatically perform a timing and software reset. The power-up state has the following configuration: interlaced, NTSC CCIR601 black burst (no active video), and zero chroma scaling. Setting register EACTIVE will enable active video. On power-up, the DACs are disabled for 8 fields or until register 0x67 (0xCE as 8-bit address) is written.

Sync and Burst Timing

Table 2 lists the resolutions and clock rates for the various modes of operation.

Table 3 lists the horizontal counter values for the end of horizontal sync, start of color burst, end of color burst, and the first active pixel for the various modes of operation. The front porch is the interval before the next expected falling HSYNC* when outputs are automatically blanked.

The horizontal sync width is measured between the 50% points of the falling and rising edges of horizontal sync.

The start of color burst is measured between the 50% point of the falling edge of horizontal sync and the first 50% point of the color burst amplitude (nominally +20 IRE for NTSC/PAL-M and 150 mV for PAL-B, D, G, H, I, N, Nc above the blanking level).

The end of color burst is measured between the 50% point of the falling edge of horizontal sync and the last 50% point of the color burst envelope (nominally +20 IRE for NTSC/PAL-M and 150 mV for PAL-B, D, G, H, I, N, Nc above the blanking level).

Table 2. Field Resolutions and Clock Rates for Various Modes of Operation

Operating Mode	Active Luminance Resolution (pixels)			Total Resolution (pixels)			Luminance Pixel Frequency (MHz)
	Horizontal	Vertical		Horizontal	Vertical		
	Porch = 0	Non Interlaced Field	Interlaced Frame		Non Interlaced	Interlaced	
NTSC/PAL-MCCIR601	711	241	482	858 ± 1	262 ± 1/4	262.5 ± 1/4	13.5000
PAL-B, D, G, H, I, N, Nc CCIR601	702	287	575	864 ± 1	312 ± 1/4	312.5 ± 1/4	13.5000
NTSC/PAL-M Square Pixel	647	241	482	780 ± 1	262 ± 1/4	262.5 ± 1/4	12.2727
PAL-B, D, G, H, I, N, Nc Square Pixel	767	287	575	944 ± 1	312 ± 1/4	312.5 ± 1/4	14.7500

Notes: 1. Tolerances apply to slave mode. Cumulative errors over color frame interval may result in subcarrier glitches.
2. Due to upsampling filter response, pixels near the boundary of the active definition will be reduced in amplitude due to averaging with the blank level.



Table 3. Horizontal Counter Values for Various Video Timings

Operating Mode	Horizontal Counter Value											
	Equalization Pulse Width		Horizontal/Serration Pulse Width		Start of Burst		Duration of Burst		Back Porch		Front Porch ⁽¹⁾	
	HCNT	μs	HCNT	μs	HCNT	μs	HCNT	μs	HCNT	μs	HCNT	μs
NTSC CCIR601	32	2.37	63	4.67	72	5.33	34	2.52	127	9.41	20	1.48
PAL-M CCIR601	32	2.37	63	4.67	78	5.78	34	2.52	127	9.41	20	1.48
NTSC Square	29	2.36	58	4.73	65	5.30	31	2.53	115	9.37	18	1.47
PAL-M Square	29	2.36	58	4.73	71	5.79	31	2.53	115	9.37	18	1.47
PAL-B CCIR601	32	2.37	63	4.67	76	5.63	30	2.22	142	10.52	20	1.48
PAL-N _c CCIR601	32	2.37	63	4.67	76	5.63	34	2.52	142	10.52	20	1.48
PAL-B Square	35	2.37	69	4.68	83	5.63	33	2.24	155	10.51	22	1.49
PAL-N _c Square ⁽²⁾	35	2.37	69	4.68	83	5.63	37	2.51	155	10.51	22	1.49

Notes: (1). In slave mode, since Front Porch timing is triggered by the previous HSYNC pulse, any deviation from nominal line length can affect the front porch duration.
 (2). PAL-N_c refers to the PAL format used in Argentina (Combination N).
 3. HCNT refers to the number of luminance pixel periods; there are twice as many CLK periods as HCNT periods.
 4. Odd counts at front porch transitions indicate invalid chroma framing.

Master Mode

Horizontal sync (HSYNC*) and vertical sync (VSYNC*) are generated from internal timing and from optional software bits. HSYNC* and VSYNC* are output following the rising edge of CLK.

The HSYNC* output may be configured to have standard video timing (4.7 μs wide, asserted at start of a line default after RESET cycle) or it may be programmed to specify the start of HSYNC* (10-bit value) and the end of HSYNC* (10-bit value). VSYNC* is asserted for 3 scan lines for 262/525 line formats and 2.5 scan lines for 312/625 line formats (except for PAL-N which is 3 scan lines). When HSYNC* is configured for standard video timing, coincident falling edges of HSYNC* and VSYNC* indicate the beginning of the first field (CCIR convention). Auto mode detection is not applicable under master mode operation.



Slave Mode The horizontal counter is incremented on every other rising edge of CLK. A falling edge of HSYNC* resets it to one, indicating the start of a new line.

The vertical counter is incremented on the falling edge of HSYNC*. A falling edge of VSYNC* resets it to one, indicating the start of a new field (interlaced operation) or frame (noninterlaced operation).

A falling edge of VSYNC* that occurs within $\pm 1/4$ of a scan line from the falling edge of HSYNC* indicates the beginning of FIELD 1. A falling edge of VSYNC* that occurs within $\pm 1/4$ scan line from the center of the line indicates the beginning of FIELD 2. Referring to Figures 4–10, start of VSYNC* occurs on the falling HSYNC* at the beginning of the next expected FIELD 1 and halfway between expected falling HSYNC* edges at the beginning of the next expected FIELD 2.

HSYNC* and VSYNC* must remain low for at least 2 CLK cycles. The operating mode (NTSC/PAL, interlaced/noninterlaced, square pixel/CCIR601, and setup) is automatically determined when configured as a slave when the SETMODE bit is zero. 525-line operation is assumed, unless 625-line operation is detected by the number of lines in a field. Interlaced operation is detected by observing the sequence of FIELD 1 or FIELD 2; if the field timing (odd follows odd, even follows even) is repeated, then noninterlaced mode is assumed. The frequency of operation (square pixels or CCIR) is detected by counting the number of clocks per line. The pixel rate is assumed to be 13.5 MHz unless the exact horizontal count for square pixels, ± 1 count, is detected in between two successive falling edges of HSYNC*.

NOTE: Square pixel 625-line operation with this sequence requires one frame to stabilize.

By setting SETMODE = 1, the video format control register bits (VIDFORM [3:0], SETUPDIS, NONINTL, and SQUARE) will determine the operating mode.

FIELD Output The FIELD output indicates whether FIELD 1 (logical zero) or FIELD 2 (logical one) is being generated. This corresponds directly to the “bottom/top” convention of some MPEG decoders. Field changes occur one CLK cycle after the falling edge of VSYNC*. FIELD is output following the rising edge of CLK. Unless special HSYNC* timing is programmed, FIELD output transitions low four CLK periods following the falling edge of HSYNC* at the beginning of FIELD 1.

To invert the sense of the FIELD output, set the FIELDI bit to a logical one.

Pixel Blanking BLANK* is registered on the rising edge of CLK. For video outputs, BLANK* is pipelined to match the luminance and chrominance paths and is applied to the digital video before analog conversion. The automatic horizontal blanking sequence described in Table 3 takes precedence over the BLANK* input.



Burst Blanking For interlaced NTSC, color burst information is automatically disabled on scan lines 1–9 and 264–272, inclusive. (SMPTE line numbering convention.)

For interlaced PAL-M color burst information is automatically disabled on scan lines 1–11 and 263–273 and 525 of FIELD 1 and FIELD 2 and scan lines 1–10 and 262–272 of FIELDS 3 and 4.

For interlaced PAL-B, D, G, H, I, N, Nc, color burst information is automatically disabled on scan lines 1–6, 310–318, and 623–625, inclusive, for FIELDS 1, 2, 5, and 6. During FIELDS 3, 4, 7, and 8, color burst information is disabled on scan lines 1–5, 311–319, and 622–625, inclusive.

For noninterlaced NTSC, color burst information is automatically disabled on scan lines 1–6 and 260–262, inclusive.

For noninterlaced PAL-M, color burst information is automatically disabled on scan lines 1–10 and 260–262.

For noninterlaced PAL-B, D, G, H, I, N, Nc, color burst information is automatically disabled on scan lines 1–6 and 310–312, inclusive. See Figures 4–10.

Digital Processing The input is scaled to YUV format. For the CVBS, Y, and C outputs, the UV components are low-pass filtered with a filter response shown in Figures 11a and 11b (linearly scalable by clock frequency). The Y and filtered UV components are up-sampled to CLK frequency by a digital filter whose response is shown in Figures 12a and 12b. For the RGB outputs, the scaled YUV is color space converted and output.

Chrominance Disable The chrominance subcarrier may be turned off by setting the DCHROMA bit to a logical one. This kills burst as well, providing luminance only signals on the CVBS outputs and a static blank level on the C/R output (RGBOUT = 0).



Figure 11a. Three-Stage Chrominance Filter




Figure 11b. Three-Stage Chrominance Filter (Passband)






Figure 12a. Luminance 2X Upsampling Filter Response





Figure 12b. Luminance 2X Upsampling Filter Response (Passband)





Subcarrier Phasing

In order to maintain correct SC-H phasing, the subcarrier phase is set to zero on the falling edge of HSYNC* associated with VSYNC* every four (NTSC) or eight (PAL) fields, unless the SCRESET bit is set to a logical one.

In slave mode, falling HSYNC* may lag falling VSYNC* by 1/4 scan line but cannot precede falling VSYNC* by more than seven CLK periods for correct SC-H reset.

Setting SCRESET to one may be useful in situations where the ratio of CLK/2 to HSYNC* edges in a color frame is noninteger, which could produce a significant phase impulse by resetting to zero.

Vertical Blanking Intervals

For interlaced NTSC/PAL-M, if EVBI = 0, scan lines 1–21 and 263–284, inclusive, are always blanked regardless of the BLANK* input (SMPTE line numbering convention).

For interlaced PAL-B, D, G, H, I, N, Nc, if EVBI = 0, scan lines 1–23, 311–335, and 624–625, inclusive, are always blanked regardless of the BLANK* input.

For noninterlaced NTSC/PAL-M, if EVBI = 0, scan lines 1–17 and 261–262, inclusive, are always blanked regardless of the BLANK* input. For noninterlaced PAL-B, D, G, H, I, N, Nc, if EVBI = 0, scan lines 1–22 and 311–312, inclusive, are always blanked regardless of the BLANK* input.

Alternately, all displayed lines in the vertical blanking interval (10–21 and 273–284 for interlaced NTSC/PAL-M; 6–23 and 320–335 for interlaced PAL-B, D, G, H, I, N, Nc; 10–21 for noninterlaced NTSC/PAL-M, 7–23 for noninterlaced PAL-B, D, G, H, I, N, Nc) may be enabled by setting the EVBI bit to a logical one (except for caption lines controlled by bits ECCF1 or ECCF2, or the Macrovision process).

BLANK* Pin

The BLANK* pin can be used to BLANK any portion of the active display lines (including those enabled by EVBI) by driving the pin to a logical zero.

Noninterlaced Operation

When the Bt864A/865A is programmed for noninterlaced master mode, the Bt864A/865A always displays FIELD 1, meaning that the falling edges of HSYNC* and VSYNC* will be output coincidentally. FIELD will be held low if FIELDI = 0. Additionally, a 30 Hz offset will be subtracted from the color subcarrier frequency while in NTSC mode so that the color subcarrier phase will be inverted from field to field.

Transition from interlaced to noninterlaced in master mode, occurs during FIELD 1 to prevent synchronization disturbance. In slave mode, transition occurs after a subsequent falling edge of VSYNC*.

NOTE: Consumer VCRs can record noninterlaced video with minor noise artifacts, but special effects (e.g., scan > 2x) may not function properly.



Power Saving Modes

In SLEEP power-down mode (SLEEP pin set to 1), all analog and digital circuitry is disabled, and total device current consumption approaches 0 mA. Register states are preserved, but other chip functionality (including I²C communication) is disabled. This mode should be set when the Bt864A/865A may be subjected to clock and data frequencies outside its functional range.

In DACOFF power-down mode, (DACOFF register is set to 1) all DACs are disabled and analog current is reduced to approximately 0 mA. All other digital circuitry remains operational, permitting system timing and other functions to continue.

When DACs are disabled by either SLEEP or DACOFF, VREF will go to approximately 0.5 V below VAA.

Pixel Input Ranges and Colorspace Conversion

YC Inputs (4:2:2 YCrCb)

Y has a nominal range of 16–235; Cb and Cr have a nominal range of 16–240, with 128 equal to zero. Values of 0 and 255 are interpreted as 1 and 254, respectively. Y values of 1–15 and 236–254, and CrCb values of 1–15 and 241–254, are interpreted as valid linear values.

The SETUPDIS bit will alter pixel scaling and disable or enable the 7.5 IRE setup. When this bit is enabled, PAL–B, D, G, H, I, N, Nc video can be generated using NTSC/PAL–M blanking levels and 7.5 IRE setup, and NTSC/PAL–M pixel scaling is performed (Y range of 16–235 represents 7.5–100 IRE); or, NTSC/PAL–M video can be generated using PAL–B, D, G, H, I, N, Nc scaling (Y range of 16–235 represents 0–100 IRE) without the 7.5 IRE setup. NTSC/PAL–M mode with setup disabled has 2% less black-to-white range than NTSC/PAL–M mode with setup enabled.

For RGBOUT mode, 4:2:2 YCrCb digital component video will be upsampled to 4:4:4 and used to generate composite video and will be converted to the RGB colorspace to drive the RGB DACs. The Y input range of 16–235 will produce a range of 0.7 V at the output. Since YC values outside of the nominal range are allowed, the black level is raised above zero volts to allow for Y values less than 16, and the output range of the DACs can exceed 0.7 V to allow for Y values above 235. The conversion is linearly scaled in the overshoot and undershoot regions. The following matrix, based on CCIR601, is used to convert YCrCb to RGB:

$$\begin{aligned}R &= Y + 1.371 * Cr \\G &= Y - 0.699 * Cr - 0.337 * Cb \\B &= Y + 1.733 * Cb\end{aligned}$$

Values are rounded to 9 bits at the DAC.



DAC Coding For all video formats, the input luma and chroma values are scaled internally such that, after sync and setup (if enabled) are added, the output from sync to 100% white (for CVBS/Y outputs) is approximately 1.00 V.

In addition, the chroma is boosted to compensate for the $\sin x/x$ rolloff due to the DAC (see Figures 13a and 13b). The amount of boost is determined by SETUPDIS. Table 4 summarizes the blank, black, and 100% white DAC codes and chroma gain values as a function of SETUPDIS.

Table 4. DAC Coding

SETUPDIS	Blank	Black	100% White	Chroma Gain
0	228	272	801	1.02944
1	224	224	800	1.0458



Figure 13a. DAC Sinx/x Response





Figure 13b. DAC Sinx/x Response (Passband)





Closed Captioning

The Bt864A/865A encodes NTSC/PAL-M closed captioning on scan line 21 and NTSC/PAL-M extended data services on scan line 284. Four 8-bit registers (CCF1B1, CCF1B2, CCF2B1, and CCF2B2) provide the data while bits ECCF1 and ECCF2 enable display of the data. A logical zero corresponds to the blanking level of 0 IRE, while a logical one corresponds to 50 IRE above the blanking level.

Closed captioning for PAL-B, D, G, H, I, N, Nc is similar to that for NTSC. Closed caption encoding is performed for 625-line systems according to the system proposed by the National Captioning Institute; clock and data timing is identical to that of NTSC system, except that encoding is provided on lines 22 and 335.

The Bt864A/865A generates the clock run-in and appropriate timing automatically. Pixel inputs are ignored during CC encoding. See FCC Code of Federal Regulations (CFR) 47 Section 15.119 (10/91 edition or later) for programming information. EIA608 describes ancillary data applications for FIELD 2 Line 21 (line 284).

When CCF1B2 is written, CCSTAT1 is set; when CCF2B2 is written CCSTAT2 is set (CCSTAT1 and CCSTAT2 are defined in Table 14). After the closed-caption bytes for FIELD 1 are encoded, CCSTAT1 is cleared; after the closed-caption bytes for FIELD 2 are encoded, CCSTAT2 is cleared. If the ECCGATE bit is set, no further encoding will be performed until the appropriate registers are again written; a NULL with odd parity will be transmitted on the appropriate closed caption line in that case. User must set the odd parity bit. If the ECCGATE bit is not set, the user must rewrite the closed-caption registers prior to reaching the closed-caption line, otherwise the last bytes will be re-encoded.

Closed-caption will override EVBI inserted data on lines 21 and 284 for 525-line formats, and lines 22 and 335 for 625-line formats. Closed-caption will be overridden by teletext if teletext is enabled on these lines.

Closed caption data registers are double buffered and can be loaded without the risk of corrupting data as it is being encoded onto the appropriate video line (line 21 or 284 for 525-line formats, line 22 or 335 for 625-line formats).



Teletext

Teletext encoding is accomplished via a two-wire interface, TTXDAT and TTXREQ, and internal registers that are programmed through the I²C interface. Teletext encoding in the Bt864A/865A conforms to Teletext B for 625/50 television systems. See “Recommendation 653-1 Teletext Systems” for further information about the standard. Teletext should be disabled for 525-line television systems.

The internal registers allow for the enable/disable of teletext and the programming of the start and stop of the TTXREQ signal, the active teletext lines in an FIELD 1, and the active teletext lines in FIELD 2. Active teletext lines override closed caption, Macrovision, the BLANK* input, and active video. See the “Internal Registers” section for more details.


The TTXREQ signal is generated by the encoder to indicate to external devices when teletext data is required. The start and end of the TTXREQ signal waveform is determined by the value of registers TXHS and TXHE, respectively. The values of registers TXHS and TXHE correspond to the internal clock (CLK) counter (see Figure 14). The proper selection of these edges will allow the user to adjust for the propagation delay of the teletext source, so that the teletext data is provided to the TTXDAT pin at the proper time. If the falling edge of TTXREQ does not occur by the end of the video line, the beginning of the new video line will automatically reset TTXREQ. Legal values for these registers are given in Table 15.

The data to TTXDAT is sampled on every rising input clock edge and must meet the following protocol for proper teletext data insertion. The protocol demands that the teletext data bit duration is the required number of CLKs.

Internal to the chip is a sequencer and a data shaper to minimize the jitter. Using the midpoint of the falling edge of the horizontal sync pulse as it appears at the output Y/CVBS or CVBS/G, the teletext data protocol must begin 262 to 264 CLKs later for CCIR601(13.5 MHz pixel rate) or 286 to 288 CLKs later for Square Pixel Operation (14.75 MHz pixel rate). Relative to the internally generated teletext window, the protocol must start 5 to 7 clocks earlier. The teletext window begins at 10.2 μ sec from the horizontal sync pulse's falling edge and the data rate is the specified 6.9375 Mbits/sec.



Figure 14. Teletext Timing for Bt864A/865A Encoder



- Notes: (1). Placement of rising edge of TTXREQ is definable using register TXHS[10:0].
 (2). Placement of falling edge of TTXREQ is definable using register TXHE[10:0].
 (3). TTXREQ is generated by the encoder using programmable registers TXHS and TXHE. This allows the user to adjust for the propagation delay (t_{PD}) in CLK cycles of the teletext data source.
 (4). TTXDAT is supplied to the encoder at the proper time to be interpolated by the encoder (t_{TTXINT}) and inserted into the video output signals. The Teletext data must follow the correct protocol. See "Teletext" on page 27.
 (5). t_{TTXOWS} is the start of the teletext output window and is fixed internally by the encoder at 10.2 μ sec.
 (6). Luma Delay is set to zero.
 (7). t_{TTXIWS} is the start of the teletext input window and is fixed internally.
 (8). If the falling edge of TTXREQ does not occur by the end of a video line, the beginning of a new line will automatically reset TTXREQ.
 (9). 2 clock (CLK) counts = 1 pixel clock count.
 10. TXE is enabled and video line is a valid teletext line. See "Teletext" on page 27.

Figure 15. Legal Values to TXHS and TXHE

	Pixel rate	TXHS	TXHE
Min. Value	13.5 MHz	2	TXHS + 2
Max. Value	13.5 MHz	0X6BE	0X7FF
Min. Value	14.75 MHz	2	TXHS + 2
Max. Value	14.75 MHz	0X75E	0X7FF



**CCIR601 Operation
(13.5 MHz pixel rate)**

The bit duration follows this pattern which repeats every 37 teletext bits. Each teletext data bit is carried by four CLKs except bits 10, 19, 28, and 37 which are three CLKs in duration. This pattern continues until all 360 bits (1402 CLKs) have been transferred.

**Square Pixel Operation
(14.75 MHz pixel rate)**

This bit pattern repeats after every 111 teletext bits: After every teletext bit that is carried by five CLKs the next three teletext bits are carried by four CLKs except for the first bit of the pattern which is five CLKs in duration and only the next two bits are carried by four CLKs. This pattern continues until all 360 bits (1531 CLKs) have been transferred. The repeating bit duration pattern starting at bit 1 would be:

Bit number:	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15...
Duration in CLKs:	5	4	4	5	4	4	4	5	4	4	4	5	4	4	4...

**Teletext Clock
Generation**

Figure 16 shows how to generate a teletext clock using a P:Q ratio counter for shifting out the teletext data serially to the Bt864A/865A. The diagram is for illustrative purposes only. The actual implementation is left to the user.

Figure 16. PQ Ratio Counter




Table 5. Teletext Clock P and Q Values

CLK	Pixel Rate	P	Q
27 MHz	13.5 MHz	37	144
29.5 MHz	14.75 MHz	111	472




Teletext Clock Output

The Bt864A/865A can output the teletext clock from the TTXREQ pin by setting TXRM = 1. In this mode, this teletext clock would only be output on active teletext lines and each line would have exactly 360 clocks to be used to synchronize the teletext data to the Bt864A/865A. The rising edge of clock could be used to latch the data on the output of the device providing the teletext data. The falling of the clock indicates that the Bt864A/865A has received the teletext data.

Wide Screen Signaling (WSS)/Copy Generation Management System (CGMS) Encoding

The Bt864A/865A encodes the WSS/CGMS into the appropriate video line according to EIAJ CPX-1204. The interface consists of 3 8-bit I²C registers into which is written the individual enables for lines 20 and 283 (EWSF1 and EWSF2) and the 20 bits of data (WSDAT [1:20]). These I²C registers are double-buffered and can be written without corrupting any data actively being encoded on line 20 or 283. When updating any of the WSS/CGMS registers, all 3 8-bit I²C registers should be written at the same time; the internal data transfer occurs after the last WSS/CGMS register is written. WSS/CGMS encoding will override active video if enabled by EVBI.

Figure 17. Typical WSS/CGMS Waveform





Anticopy Process (Bt865A Only)

The anticopy process contained within the Bt865A is implemented according to the Macrovision version 7 specification developed by Macrovision Corporation in Sunnyvale, California. All luminance, chrominance, and composite video waveforms include the Macrovision Anticopy Process. The Bt865A incorporates an anticopy process technology that is protected by U.S. patents and other intellectual property rights. The anticopy process is licensed for noncommercial, home use only. Reverse engineering or disassembly is prohibited.

Rockwell cannot ship Bt865A encoders to any customer until that customer has been licensed by Macrovision. Contact Macrovision Corporation to facilitate this license agreement. Parties who have obtained a Macrovision license may receive the Bt865A Macrovision Supplement by contacting Rockwell.

Internal Color Bars

The Bt864A/865A can be configured to internally generate colorbar test patterns (100/7.5/75/7.5 with SETUPDIS = 0 for NTSC/PAL-M,N; 100/0/75/0 with SETUPDIS = 1 for NTSC-Japan, PAL, BDGHI, Nc).

Internal color bars can be enabled by setting the ECBAR bit to a logical one. In 8-bit YCrCb mode, setting the Y[7] pin to a logical one also enables color bars, thereby simplifying testing of various modes. Internal color bars can be enabled in all video formats.



SCART/PeriTV Support

RGBOUT mode can be enabled by setting the RGBOUT pin to a logical one, or by setting register bit RGBO. The Bt864A/865A can generate analog RGB video signals to interface to a SCART/PeriTV connector (see Table 6). Composite video will be present on the Y/CVBS DAC. RGB outputs are nominally 700 mVpp (black to white without setup).

I²C Interface

A simplified I²C (7-bit subaddress, 100 Kbps) interface is provided for programming the registers. CLK must be applied and remain stable for I²C communication. Activating SLEEP or RESET* will disable I²C communication.

Analog Outputs

All digital-to-analog converters are designed to drive standard video levels into a combined RLOAD of 37.5 Ω. Unused outputs should be connected directly to ground to minimize supply switching currents. In standard mode, one S-Video (Y/C), and two composite video outputs are available. In RGBOUT mode, one composite video output along with analog RGB are available (see Table 6). If the SLEEP pin is high or DACOFF = 1, the DACs are essentially turned off and only the leakage current is present. The D/A converter values for 100% saturation, 100% amplitude color bars are shown in Figures 18–23. Both composite video and analog RGB video (to provide support for SCART/PeriTV) may be generated simultaneously.

Table 6. DAC Output Cross-Reference

DAC Name	Pin Number		Pin Function	
	Signal	AGND	Std Mode	RGB Out Mode
CVBS/B	8	6	CVBS	B
CVBS/G	10	7	CVBS	G
C/R	12	9	C	R
Y/CVBS	13	11	Y	CVBS



- Luminance or CVBS (Y/CVBS) Output** Digital luminance information drives the 10-bit D/A converter that generates the analog Y video output (Figures 18 and 19 and Tables 7 and 8). This DAC can also provide CVBS for SCART/PeriTV synchronization when RGBOUT is enabled.
- Chrominance or Red (C/R) Output** Digital chrominance information drives the 10-bit D/A converter that generates the analog C video output (Figures 20 and 21 and Tables 9 and 10). This DAC can also provide Red for SCART/PeriTV when RGBOUT is enabled.
- Composite Video or Blue (CVBS/B) Output** Digital composite video information drives the 10-bit D/A converter that generates the analog NTSC or PAL video output (Figures 22 and 23 and Tables 11 and 12). This DAC can also provide Blue for SCART/PeriTV when RGBOUT is enabled. An optional luminance delay can be enabled on this pin (in standard mode only) by setting the LUMADLY bits. The luma can be delayed 0 to 3 pixels (up to 200–245 ns) to compensate for group delays introduced in the chroma path by external filters or vestigial sideband processing.
- Composite Video or Green (CVBS/G) Output** Digital composite video information drives the 10-bit D/A converter that generates the analog video output (Table 13). This DAC can also provide Green for SCART/PeriTV when RGBOUT mode is enabled.



Figure 18. Y (Luminance) Video Output Waveform SETUPDIS = 0




Table 7. Y (Luminance) Video Output Truth Table SETUPDIS = 0

Description	Iout (mA)	DAC Data	Sync Interval	BLANK ^{*(1)}
White	26.68	801	0	1
Black	9.07	272	0	1
Blank	7.60	228	0	0
Sync	0	0	1	0

Notes: (1). BLANK occurs by external BLANK* pin or internally generated BLANK.
 2. Typical with 37.5 Ω load, nominal RSET, and setup on. SMPTE 170 M levels are assumed. 100% saturation color bars (100/7.5/100/7.5) are shown.



Figure 19. Y (Luminance) Video Output Waveform SETUPDIS = 1




Table 8. Y (Luminance) Video Output Truth Table SETUPDIS = 1

Description	Iout (mA)	DAC Data	Sync Interval	BLANK* ⁽¹⁾
White	28.68	800	0	1
Black	8.00	240	0	1
Blank	8.00	240	0	0
Sync	0	0	1	0

Notes: (1). BLANK occurs by external BLANK* pin or internally generated BLANK.
2. Typical with 37.5 Ω load and nominal RSET. ITU-RBT.470-3 levels are assumed. 100% saturation (100/0/100/0) color bars are shown.



Figure 20. C (Chrominance) Video Output Waveform SETUPDIS = 0




Table 9. C (Chrominance) Video Output Truth Table SETUPDIS = 0

Description	Iout (mA)	DAC Data	Sync Interval	BLANK ^{*(1)}
Peak Chroma (High)	28.21 [25.56]	856 [770]	x	1
Burst (High)	20.88 [20.88]	629 [629]	x	x
Blank	17.07 [17.07]	512 [512]	x	0
Burst (Low)	13.27 [13.27]	395 [395]	x	x
Peak Chroma (Low)	5.93 [8.53]	168 [254]	x	1

Notes: (1). BLANK occurs by external BLANK* pin or internally generated BLANK.
 2. Typical with 37.5 Ω load, nominal RSET, and chroma on. SMPTE 170 M levels are assumed. 100% saturation color bars (100/7.5/100/7.5) are shown.
 3. Bracketed values indicate expected values when using the internal color bars (100/7.5/75/7.5).



Figure 21. C (Chrominance) Video Output Waveform SETUPDIS = 1




Table 10. C (Chrominance) Video Output Truth Table SETUPDIS = 1

Description	Iout (mA)	DAC Data	Sync Interval	BLANK ^{*(1)}
Peak Chroma (High)	28.88 [26.06]	877 [785]	x	1
Burst (High)	21.08 [21.08]	635 [635]	x	x
Blank	17.07 [17.07]	512 [512]	x	0
Burst (Low)	13.07 [13.07]	389 [389]	x	x
Peak Chroma (Low)	5.27 [7.97]	147 [239]	x	1

Notes: (1). BLANK occurs by external BLANK* pin or internally generated BLANK.
 2. Typical with 37.5 Ω load, nominal RSET, and chroma on. ITU-RBT.470-3 levels are assumed. 100% saturation (100/0/100/0) color bars are shown.
 3. Bracketed values indicate expected values when using the internal color bars (100/0/75/0).



Figure 22. CVBS (Composite) Video Output Waveform SETUPDIS = 0




Table 11. CVBS (Composite) Video Output Truth Table SETUPDIS = 0

Description	Iout (mA)	DAC Data	Sync Interval	BLANK ^{*(1)}
Peak Chroma (High)	32.55 [30.38]	988 [922]	0	1
White	26.68 [26.68]	801 [801]	0	1
Burst (High)	11.41 [11.41]	345 [345]	0	x
Black	9.07 [9.07]	272 [272]	0	1
Blank	7.60 [7.60]	228 [228]	0	0
Burst (Low)	3.80 [3.80]	111 [111]	0	x
Peak Chroma (Low)	3.20 [5.32]	85 [149]	0	1
Sync	0 [0]	0 [0]	1	0

- Notes: (1). BLANK occurs by external BLANK* pin or internally generated BLANK.
 2. Typical with 37.5 Ω load, nominal RSET, clipping off, and chroma on. SMPTE 170 M levels are assumed. 100% saturation color bars (100/7.5/100/7.5) are shown.
 3. Bracketed values indicate expected values when using the internal color bars (100/7.5/75/7.5).



Figure 23. CVBS (Composite) Video Output Waveform SETUPDIS = 1




Table 12. CVBS (Composite) Video Output Truth Table SETUPDIS = 1


Description	Iout (mA)	DAC Data	Sync Interval	BLANK ^{*(1)}
Peak Chroma (High)	32.88 [30.61]	998 [929]	0	1
White	26.68 [26.68]	800 [800]	0	1
Burst (High)	12.01 [12.01]	363 [363]	0	x
Black	8.00 [8.00]	240 [240]	0	1
Blank	8.00 [8.00]	240 [240]	0	0
Burst (Low)	4.00 [4.00]	117 [117]	0	x
Peak Chroma (Low)	1.80 [3.76]	41 [110]	0	1
Sync	0 [0]	0 [0]	1	0

Notes: (1). BLANK occurs by external BLANK* pin or internally generated BLANK.
 2. Typical with 37.5 Ω load, nominal RSET, and clipping off. ITU-RBT.470-3 levels are assumed. 100% amplitude, 100% saturation (100/0/100/0) color bars are shown.
 3. Bracketed values indicate expected values when using the internal color bars (100/0/75/0).

Table 13. RGB Output Table (RGBOUT = 1)

Description	SETUPDIS = 1		SETUPDIS = 0		BLANK ^{*(1)}
	Iout (mA)	DAC Data	Iout (mA)	DAC Data	
White	18.68	560	18.68	560	1
Black	0	0	1.47	44	1
Blank	0	0	0	0	0

Notes: (1). BLANK occurs by external BLANK* pin or internally generated BLANK.
 2. Iout typical with 37.5 Ω load, nominal RSET.



INTERNAL REGISTERS

A read-back bit map is given in Table 14, and a register bit map is given in Table 15. Bit descriptions and detailed programming information follow the bit map. All registers are write-only and are set to zero following a software reset. A software reset is always performed at power-up; after power-up, a reset can be triggered by writing the SRESET register bit. Figure 28 illustrates timing required for I²C communications.

Table 14. Read-back Bit Map

ESTATUS	7	6	5	4	3	2	1	0
0	ID[2:0]			VERSION[4:0]				
1	ID[2:0]			CCSTAT[2]	CCSTAT[1]	FIELD[2:0]		

Note: The ID[2:0] bits indicate the part number: 4 is returned from the Bt864A; 5 is returned from the Bt865A. The version number is indicated by bits VERSION[4:0]. For this revision, VERSION[4:0] = 0x11. The CCSTAT[2] bit is high if closed-caption data has been written for the even field; it is low immediately after the clock run-in on line 284 or 335. The CCSTAT[1] bit is high if closed-caption data has been written for the odd field; it is low immediately after the clock run-in on line 21 or 22. The FIELD[2:0] bits represent the field number, where 000 indicates the first field.

Essential Registers The power-up state is defined to be black burst CCIR601 NTSC video. To enable active video, the EACTIVE register bit must be set.

Important Registers The default video format is interlaced 8-bit CCIR601 NTSC. Other video formats can be enabled only by programming the four following registers: 0x53, 00x65, 0x66, and 0x67. Other registers may need to be programmed to get the desired timing of the synchronization pins; these include HSYNCF[9:0] and HSYNCR[9:0].

Writing Addresses Following a start condition, writing to slave address 0x8A initiates access to sub-addresses. Alternative slave address 0x88 must be written if the ALTADDR pin is high.

Reading Information Following a start condition, writing 0x8B initiates the read-back sequence, during which 8 bits of information can be read from the SDA pin, MSB first. Alternative address 0x89 is required if the ALTADDR pin is high. The first three bits indicate the part type (Bt864A or Bt865A). The lower five bits indicate either the version number or the status bits.



Table 15. Register Bit Map

7-Bit Subaddr	8-Bit Subaddr	D7	D6	D5	D4	D3	D2	D1	D0	
0X50	0XA00	EWSF2	EWSF1	Reserved ⁽¹⁾		WSDAT[1:4]				
0X51	0XA2	WSDAT[5:12]								
0X52	0XA6	WSDAT[13:20]								
0x53	0xA6	SRESET	Reserved ⁽¹⁾							
0x54	0xA8	Reserved ⁽¹⁾								
0x55	0xAA	Reserved ⁽¹⁾								
0x56	0xAC	TXHS[7:0]								
0x57	0xAE	TXHE[7:0]								
0x58	0xB0	LUMADLY[1:0]		TXHE[10:8]			TXHS[10:8]			
0x59	0xB2	Reserved ⁽¹⁾		TXRM	TXE	TXEF2[8]	TXBF2[8]	TXEF1[8]	TXBF1[8]	
0x5A	0xB4	TXBF1[7:0]								
0x5B	0xB6	TXEF1[7:0]								
0x5C	0xB8	TXBF2[7:0]								
0x5D	0xBA	TXEF2[7:0]								
0x5E	0xBC	ECCF2	ECCF1	ECCGATE	Reserved ⁽¹⁾		DACOFF	YC16	CBSWAP	PORCH
0x5F	0xBE	CCF2B1[7:0]								
0x60	0xC0	CCF2B2[7:0]								
0x61	0xC2	CCF1B1[7:0]								
0x62	0xC4	CCF1B2[7:0]								
0x63	0xC6	HSYNCF[7:0]								
0x64	0xC8	HSYNCR[7:0]								
0x65	0xCA	SYNCDLY	FIELDI	SYNCDIS	ADJHSYNC	HSYNCF[9,8]		HSYNCR[9,8]		
0x66	0xCC	SETMODE	SETUPDIS	VIDFORM[3:0]				NONINTL	SQUARE	
0x67	0xCE	ESTATUS	RGBO	DCHROMA	ECBAR	SCRESET	EVBI	EACTIVE	ECLIP	
0x68	0xD0	Reserved ⁽¹⁾							PAL-N	
0x69	0xD2	Reserved ⁽¹⁾								
...	...	Reserved ⁽¹⁾								
0x7F	0xFE	Reserved ⁽¹⁾								

Notes: (1). Must be zero for normal operation. This is the default software reset state.
2. All subaddresses are hexadecimal. The 8-bit subaddress reflects a left-shift 7-bit subaddress with zero added as the LSB.



Programming Detail

EWSF1	0 = Disable WSS/CGMS encoding in field 1. 1 = Enable WSS/CGMS encoding in field 1 (line 20).															
EWSF2	0 = Disable WSS/CGMS encoding in field 2. 1 = Enable WSS/CGMS encoding in field 2 (line 283).															
WSDAT [1:20]	WSS/CGMS data.															
SRESET	When set to logical one, this will reset all registers, including itself, to logical zero.															
TXHS[10:0]	Relative position of rising edge on the TTXREQ pin.															
TXHE[10:0]	Relative position of falling edge on the TTXREQ pin.															
LUMADLY[1:0]	This 2-bit value can be used to program the luminance delay on the CVBS/B output.															
	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">D7</th> <th style="text-align: center;">D6</th> <th style="text-align: center;">Function</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td style="text-align: center;">No delay</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td style="text-align: center;">1 pixel clock delay</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td style="text-align: center;">2 pixel clock delay</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td style="text-align: center;">3 pixel clock delay</td> </tr> </tbody> </table>	D7	D6	Function	0	0	No delay	0	1	1 pixel clock delay	1	0	2 pixel clock delay	1	1	3 pixel clock delay
D7	D6	Function														
0	0	No delay														
0	1	1 pixel clock delay														
1	0	2 pixel clock delay														
1	1	3 pixel clock delay														
TXRM	0 = REQUEST mode, TTXREQ pin outputs request. 1 = CLOCK mode, TTXREQ pin outputs teletext clock.															
TXE	0 = Disable teletext. 1 = Enable teletext.															
TXBF1[8:0]	First line of teletext, field one; TXBF1 + 1 = Std. PAL line number.															
TXEF1[8:0]	Last line of teletext, field one; TXEF1 = Std. PAL line number.															
TXBF2[8:0]	First line of teletext, field two; TXBF2 + 313 = Std. PAL line number.															
TXEF2[8:0]	Last line of teletext, field two; TXEF2 + 312 = Std. PAL line number.															
ECCF2	0 = Disable closed-caption encoding on field 2. 1 = Enable closed-caption encoding on field 2.															
ECCF1	0 = Disable closed-caption encoding on field 1. 1 = Enable closed-caption encoding on field 1.															
ECCGATE	0 = Normal closed-caption encoding. 1 = Enable closed-caption encoding constraints. After encoding, future encoding is disabled until a complete pair of new data bytes is received. This prevents encoding of redundant or incomplete data.															
DACOFF	0 = Normal operation. 1 = Disable DAC output current and internal voltage reference. This will limit power consumption to just the digital circuits. NOTE: The DACOFF bit is forced high after power-up until either 8 fields have been output or register 0x67 (0xCE in 8-bit subaddress) has been written.															
YC16	0 = 8-bit mode: YCrCb data is input on P[7:0] as 8-bit multiplexed video. 1 = 16-bit mode: YCrCb data is input on P[7:0] and Y[7:0], where multiplexed CrCb is input on P[7:0].															
CBSWAP	0 = Normal pixel sequence. 1 = The Cb and Cr pixels can be swapped at the input of the pixel port. Refer to the pixel sequence section for more information.															




- PORCH** 0 = Front and back porch timing conforms to ITU-RBT.470-3. Front porch is 1.5 μ s and back porch is 9.4 μ s for M-systems or 10.5 μ s for PAL-systems. The active video region is therefore smaller than the 720 pixels specified in CCIR601.
1 = Redefine porch timing per CCIR601. This setting allows the full picture with 720 pixels to be encoded by using a portion of both the front and back porch for active video.
- CCF2B1[7:0]** This is the first byte of closed-caption information for the FIELD 2, line 284 for NTSC or line 335 for PAL. Data is encoded LSB first.
- CCF2B2[7:0]** This is the second byte of closed-caption information for the FIELD 2, line 284 for NTSC or line 335 for PAL. Data is encoded LSB first.
- CCF1B1[7:0]** This is the first byte of closed-caption information for the FIELD 1, line 21 for NTSC or line 22 for PAL. Data is encoded LSB first.
- CCF1B2[7:0]** This is the second byte of closed-caption information for the FIELD 1, line 21 for NTSC or line 22 for PAL. Data is encoded LSB first.
- HSYNCF[9:0]**
HSYNCR[9:0] When ADJHSYNC is enabled, these 10 bit registers can be used to program the placement of the falling and rising edges of HSYNC* relative to the internal horizontal pixel clock. This variable horizontal timing mode is available in master mode only. For more detail, see the Pixel Input Timing section.
- SYNCDLY** 0 = Normal sync timing.
1 = Delayed sync timing.
- FIELDI** 0 = A "1" on FIELD pin indicates a FIELD 2.
1 = A "1" on FIELD pin indicates a FIELD 1.
- SYNCDIS** 0 = Normal HSYNC* operation.
1 = Disable HSYNC* edges during VBI (master mode only).
- ADJHSYNC** 0 = Output hsync pulse on HSYNC*. The standard hsync pulse falls at the start of a new line and remains low for 4.7 μ s.
1 = Output a programmable hsync pulse on HSYNC*. By programming HSYNCR and HSYNCF, HSYNC* can rise and fall at any desired time during each line.
- SETMODE** This bit is ignored in master mode (automatic mode detection is not applicable in slave mode).
0 = By default, in slave mode, the video mode is automatically detected. This is further explained in the SLAVE mode section.
1 = Override automatic mode-detection in slave mode. The mode will be set according to the VIDFORM[3:0], NONINTL, and SQUARE register bits.
- SETUPDIS** 0 = Setup on. The 7.5 IRE setup is enabled for active video lines.
1 = Setup off. The 7.5 IRE setup is disabled.
- VIDFORM[3:0]** Configures the device for various worldwide video formats

D5	D4	D3	D2	Format	Typical Market
0	0	0	0	NTSC normal	USA/Japan
0	0	1	0	NTSC-60 Hz ⁽¹⁾	USA-HDTV
1	1	0	0	PAL-M normal	Brazil
1	1	1	0	PAL-M-60 HZ	Brazil - HDTV
1	0	0	1	PAL-BDGHIN	W. Europe
1	1	0	1	PAL-Nc	Argentina

Notes: (1). SCRESET must be "1".



NONINTL	0 = Interlaced operation. 1 = Noninterlaced operation.
SQUARE	0 = CCIR601 operation. 1 = Square pixel operation.
ESTATUS	0 = The I ² C read-back information contains the version number. 1 = The I ² C read-back information contains closed-captioning status and field number.
RGBO	0 = Normal operation. 1 = Enable RGB outputs.
DCHROMA	0 = Normal operation. 1 = Blank chroma.
ECBAR	0 = Normal operation. 1 = Enable color bars.
SCRESET	0 = Normal operation. The subcarrier phase is reset to zero at the beginning of each color field sequence. 1 = Disable subcarrier reset event at beginning of field sequence.
EVBI	0 = Video is blanked during the vertical blanking interval. 1 = Enable active video during vertical blanking interval. Setup is added during VBI, if SETUPDIS = 0, and scaling of YCrCb pixels is always based on 100% blank to white, i.e., normal PAL input scaling.
EACTIVE	0 = Black burst (only if ECBAR = 0). 1 = Enable normal video.
ECLIP	0 = Normal operation. 1 = Enable clipping; DAC values less than 31 are made 31. This limit corresponds to roughly one-fourth of the sync height.
PAL-N	0 = PAL-BDGI operation when VIDFORM[3:0] set appropriately. 1 = PAL-N operation when VIDFORM[3:0] set appropriately.



PC BOARD CONSIDERATIONS

The layout should be optimized for lowest noise on the power and ground planes by providing good decoupling. The trace length between groups of VAA and GND pins should be as short as possible to minimize inductive ringing.

A well-designed power distribution network is critical to eliminating digital switching noise. The ground plane must provide a low-impedance return path for the digital circuits. A PC board with a minimum of four layers is recommended, with layers 1 (top) and 4 (bottom) for signals and layers 2 and 3 for ground and power, respectively.

Component Placement

Components should be placed as close as possible to the associated pin. Whenever possible, components should be placed so traces can be connected point to point.

The optimum layout enables the Bt864A/865A to be located as close as possible to the power supply connector and the video output connector.

Power and Ground Planes

Separate digital and analog power planes are recommended. The digital power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to the VAA power pin, protection diodes, RF modulator, VREF, VBIAS, and COMP decoupling. There should be at least a 1/8-inch gap between the digital and analog power planes, connected by a single point through a ferrite bead, as illustrated in Figures 24 and 25. The ground plane should be a single unified plane overlapping both analog and digital power planes. The path back to the power supply should be with the lowest impedance possible with only one possible return path. This layout eliminates noise on the analog signals caused by cross-currents from digital switching.

This bead should be located within 3 inches of the Bt864A/865A. The bead provides impedance to switching currents, which provides increased impedance at high frequencies. A low-resistance ($<0.5 \Omega$) bead should be used, such as Ferroxcube 5659065-3B, Fair-Rite 2723021447, or TDK BF45-4001.

Figure 24. Example Power Plane Layout







Figure 25. Typical Connection Diagram and Parts List



Location	Description	Vendor Part Number
C1–C8	0.1 µF Ceramic Capacitor	Erie RPE112Z5U104M50V
C9	47 µF Capacitor	Mallory CSR13F476KM
L1	Ferrite Bead - Surface Mount	Fair-Rite 2743021447
RSET	1% Metal Film Resistor (75 Ω)	Dale CMF-55C
TRAP	Ceramic Resonator	Murata TPSx.xMJ or MB2 (where x.x = sound carrier frequency in MHz)
	Schottky Diodes	BAT85 (BAT54F Dual) HP 5082-2305 (1N6263) Siemens BAT 64-04 (Dual)
RLOAD	1% Metal Film Resistor ⁽¹⁾	Dale CMF-55C

Notes: (1). Resistor value is typically 75Ω. Conductance combined with the load equals that of a 37.5 Ω resistor.
2. The vendor numbers above are listed only as a guide. Substitution of devices with similar characteristics will not affect the performance of the Bt864A/865A.



Decoupling

- Device Decoupling** For optimum performance, all capacitors should be located as close as possible to the device, and the shortest possible leads (consistent with reliable operation) should be used to reduce the lead inductance. Chip capacitors are recommended for minimum lead inductance. Radial lead ceramic capacitors may be substituted for chip capacitors and are better than axial lead capacitors for self-resonance. Values are chosen to have self-resonance above the pixel clock.
- Power Supply Decoupling** The best power supply performance is obtained with a 0.1 μF ceramic capacitor decoupling each group of VDD pins to GND, and the VAA pin to AGND. The capacitors should be placed as close as possible to the device VAA, VDD, AGND, and GND pins and connected with short, wide traces.
- The 47 μF capacitor shown in Figure 25 is for low-frequency power supply ripple; the 0.1 μF capacitors are for high-frequency power supply noise rejection.
- When a linear regulator is used, the power-up sequence must be verified to prevent latchup. A linear regulator is recommended to filter the analog power supply if the power supply noise is greater than or equal to 200 mV. This is especially important when a switching power supply is used, and the switching frequency is close to the raster scan frequency. About 5% of the power supply hum and ripple noise less than 1 MHz will couple onto the analog outputs.
- COMP Decoupling** The COMP pin must be decoupled to the VAA pin, typically with a 0.1 μF ceramic capacitor. Low-frequency supply noise will require a larger value. The COMP capacitor must be as close as possible to the COMP and the VAA pin. A surface-mount ceramic chip capacitor is preferred for minimal lead inductance. Lead inductance degrades the noise rejection of the circuit. Short, wide traces will also reduce lead inductance.
- VREF Decoupling** A 0.1 μF ceramic capacitor should be used to decouple this pin to AGND.
- VBIAS Decoupling** A 0.1 μF ceramic capacitor should be used to decouple this pin to AGND.



Signal Interconnect

Digital Signal Interconnect

The digital inputs to the Bt864A/865A should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power plane or analog output signals.

Most of the noise on the analog outputs will be caused by excessive edge rates (less than 3 ns), overshoot, undershoot, and ringing on the digital inputs.

The digital edge rates should not be faster than necessary, as feed through noise is proportional to the digital edge rates. Lower-speed applications will benefit from using lower-speed logic (3–5 ns edge rates) to reduce data-related noise on the analog outputs.

Transmission lines will mismatch if the lines do not match the source and destination impedance. This will degrade signal fidelity if the line length reflection time is greater than one-fourth the signal edge time. Line termination or line-length reduction is the solution. For example, logic edge rates of 2 ns require line lengths of less than 4 inches without use of termination. Ringing may be reduced by damping the line with a series resistor (30–300 Ω).

Radiation of digital signals can also be picked up by the analog circuitry. This is prevented by reducing the digital edge rates (rise/fall time), minimizing ringing with damping resistors, and minimizing coupling through PC board capacitance by routing the digital signals at a 90 degree angle to any analog signals.

The clock driver and all other digital devices must be adequately decoupled to prevent digital noise from coupling into the analog circuitry.

Analog Signal Interconnect

The Bt864A/865A should be located as close as possible to the output connectors to minimize noise pickup and reflections caused by impedance mismatch.

The analog outputs are susceptible to crosstalk from digital lines; digital traces must not be routed under or adjacent to the analog output traces.

To maximize the high-frequency power supply rejection, the video output signals should overlay the ground plane.

For maximum performance, the analog video output impedance, cable impedance, and load impedance should be the same. The load resistor connection between the video outputs and AGND should be as close as possible to the Bt864A/865A to minimize reflections. Unused DAC outputs should be connected to AGND unless the power-down feature is being utilized.



Applications Information

ESD and Latchup Considerations

Correct ESD-sensitive handling procedures are required to prevent device damage. Device damage can produce symptoms of catastrophic failure or erratic device behavior with leaky inputs.

All logic inputs should be held low until power to the device has settled to the specified tolerance. DAC power decoupling networks with large time constants should be avoided; they could delay VAA power to the device. Ferrite beads must be used only for analog power VAA decoupling. Inductors cause a time constant delay that induces latchup.

Latchup can be prevented by ensuring that all VAA and VDD pins are at the same potential, all GND and AGND pins are at the same potential, and that the VAA and VDD supply voltages are applied before the signal pin voltages. The correct power-up sequence ensures that any signal pin voltage will never exceed the power supply voltage.

Clock and Subcarrier Stability

The color subcarrier is derived directly from the CLK input, hence any jitter or frequency deviation of CLK will be transferred directly to the color subcarrier. Jitter within the valid CLK cycle interval will result in hue noise on the color subcarrier on the order of 0.9–1.6 degrees per nanosecond. Random hue noise can result in degradation in AM/PM noise ratio (typically around 40 dB for consumer media such as Videodiscs and VCRs). Periodic or coherent hue noise can result in differential phase error (which is limited to 10 degrees by FCC cable TV standards). Any frequency deviation of the CLK from nominal will challenge the subcarrier tracking capability of the destination receiver. This may range from a few parts-per-million (ppm) for broadcast equipment to 50 ppm for industrial equipment to a few hundred ppm for consumer equipment. Greater subcarrier tracking range generally results in poorer subcarrier decoding dynamic range, so that receivers that tolerate jitter and wide subcarrier frequency deviation will introduce more noise in the decoded image. Crystal clock sources provide best stability and lowest jitter, with 50–100 ppm accuracy required by most industrial or consumer receivers. Note that a 30 ppm tolerance constraint applies for Teletext and MPEG2.

Some applications call for maintaining correct Subcarrier-Horizontal (SC-H) phasing for correct color framing, which requires subcarrier coherence within specified tolerances over a 4-field interval for 525-line systems or 8 fields for 625-line systems. Any CLK interruption (even during vertical blanking interval) which results in nonstandard pixel counts per line can result in SC-H excursions outside the NTSC limit of ± 40 degrees (reference EIA RS170A) or the PAL limit of ± 20 degrees (reference EBU D23-1984).

Any deviation of the number CLK cycles between HSYNC* falling edges when in SLAVE mode may result in automatic mode switching unless the internal control registers VIDFORM, NONINTL and SQUARE are set for the desired mode of operation.




Mutual Inductance Concerns

The designer should prevent a situation where signals from other devices next to the encoder cause the crystal to generate faulty clocks.

The Rockwell encoder and any associated crystal that drives the CLK input should physically be placed as far as possible from signal lines with excessive currents. Excessive currents are defined to be greater than the Total Supply Current figure listed in Table 18 on page 58.

In some systems, there are signal lines for controlling motors, LEDs, and thermal heads. When a large current flows through these traces problematic noise can result from the phenomenon of mutual inductance (See Figure 26).

Figure 26. Example of Mutual Inductance




Reset Precautions

The user should make the length of the traces connected to the RESET* input pin as short as possible. In addition, Rockwell recommends that a 0.1 μ F capacitor be connected across the RESET* input pin and the digital ground pins (GND) for decoupling purposes.

All of Bt864A/865A's programmable register bits can be reset through software (i.e., setting register bit SRESET= 1). Furthermore, both the Bt864A/865A's registers and timing can be reset by a low pulse of at least 0.05 μ s (>1 complete period of CLK) input directly to RESET*. If noise, having a pulse width close to 0.05 μ s, is inadvertently input to RESET*, it could cause the encoder to unintentionally reset the subcarrier phase and/or the horizontal and vertical counters (see Figure 7b. on page 14). This type of timing error could cause faulty system operation (see Figure 27).

Figure 27. Wiring for the Reset Input Pin





Filtering RF Modulator Connection

The Bt864A/865A internal upsampling filter alleviates external filtering requirements by moving significant sampling alias components above 19 MHz and reducing the $\sin x/x$ aperture loss up to the filter's passband cutoff of 5.75 MHz. While typical chrominance subcarrier decoders can handle the Bt864A/865A output signals without analog filtering, the higher frequency alias products pose some EMI concerns and may create troublesome images when introduced to an RF modulator. When the video is presented to an RF modulator, it should be free of energy in the region of the aural subcarrier (4.5 MHz for NTSC, 5.5–6.5 MHz for PAL), hence some additional frequency traps may be necessary when the video signal contains fundamental or harmonic energy (as from unfiltered character generators) in that region. For example, a pixel rate of 13.5 msp/s is three times the NTSC-M aural carrier of 4.5 MHz, hence significant harmonic energy can fall on the FM aural carrier for character cell sizes which are multiples of three. Where better frequency response flatness is required, some peaking in the analog filter is appropriate to compensate for residual digital filter losses with sufficient margin to tolerate 10% reactive components.

A three-pole elliptic filter (1 inductor, 3 capacitors) with a 6.75 MHz passband can provide at least 45 dB attenuation (including $\sin x/x$ loss) of frequency components above 20 MHz and provide some flexibility for mild peaking or special traps. An inductor value with a self-resonant frequency above 80 MHz is chosen so that its intrinsic capacitance contributes less than 10% of the total effective circuit value. The inductor itself may induce 1% (0.1 dB) loss, and worst case subcarrier attenuation (including $\sin x/x$ loss) may be 7% with 10% tolerance reactive components. Any additional ferrites introduced for EMI control after termination should have less than 5 Ω impedance below 5 MHz to minimize additional losses. The capacitor to ground at the Bt864A/865A output pin is compensated for the parasitic capacitance of the chip plus any protection diodes and lumped circuit traces (about 22 pF+5 pF/diode). Some filter peaking can be accomplished by splitting the source impedance across the reactive PI filter network. However, this will also introduce some chrominance-luminance delay distortion in the range of 10–20 ns for a maximum of 0.5 dB boost at the subcarrier frequency.

The filter network feeding an RF modulator may include the aforementioned trap, which could take two forms depending on the depth of attenuation and type of resonator device employed. The RF modulator typically has a high input impedance (about 1 K Ω \pm 30%) and loose tolerance. Consequently, the amplitude variation at the modulator input will be greater, especially when the trap is properly terminated at the modulator input for maximum effect. Some modulators video or aural fidelity will degrade dramatically when overdriven, so the value of the effective termination (nominally 37.5 Ω) may need to be adjusted downward to maintain sufficient linearity (or depth of modulation margin) in the RF signal. Where required to maintain better than 40 dB audio dynamic range in the presence of video energy in the region of the aural carrier, a two section trap with more than 20 dB attenuation may be warranted. Best gain flatness versus frequency and luma-chroma delay match can be obtained by active buffering and use of the variable luma delay on CVBS/B channel. See Figure 25.



Luminance Delay on CVBS/B

Postfiltering of the video signal can introduce a variable delay between the lower frequency luminance components and the higher frequency chrominance subcarrier components. The group delay distortion is often specified in system as chroma-luma delay inequality or as $\text{Sin}x/x$ pulse group delay. Group delay distortion is commonly induced by postfilters which peak the chrominance level, by trap circuits intended to reduce video energy in the aural subcarrier frequency range, and by Vestigial Sideband (VSB) filtering in RF tuners. Since oversampling encoders greatly reduce the need for peaking filters, delay compensation of the luminance signal largely benefits the channel through the RF modulation and tuner path where group delay distortion can amount to several hundred nanoseconds or several pixels of misregistration.

While flat group delay correction as observed from a $\text{Sin}x/x$ pulse spectrum can require several LC stages with active buffers, a simplified approach where only luma-chroma delay must be equalized is to shift the luminance signal through pipeline delays to match any additional group delay induced on the chrominance components by postfiltering. This alignment of the lower frequency luminance components with the chrominance components does not strictly satisfy broadcast quality requirements but provides perceptible improvements in display registration.

While VSB delays are prescribed in ITU-R BT.470-3 as about 170 ns, the luminance delay compensation for postfilter aural traps depends on the attenuation required at the aural carrier frequency. In the case of NTSC signals sampled at CCIR601 resolution, the coincidence of the aural carrier (4.5 MHz) at one third of the sample rate means that any video component which transitions at intervals of every third pixel clock can generate significant energy at the aural carrier frequency. In the case of hard-edged, unblended characters having a font cell size which is a multiple of three pixels, harmonic energy at the aural carrier frequency may be only 15 dB below the maximum video level, or roughly equal to the power of the sound subcarrier in the RF spectrum.

Trap attenuation of about 20 dB can assure that the resultant interference with the FM aural signal will degrade the noise level at the monaural decoded receiver about 1 dB (−44 dB range) with less than 50 ns additional chroma delay [Multichannel stereo (e.g., BTSC) or Second Audio Program (SAP) encoder may require greater attenuation due to lower level subcarriers]. Therefore, luminance delay compensation of about 225 ns on just the RF feed (e.g. CVBS/B) can correct for the chroma delay artifacts of additional processing in the RF channel without compromising the inherently low group delay distortion of the baseband channels (e.g. CVBS/Y/C).




I²C Programming

Data Transfer on the I²C Bus

An I²C reference manual has been developed and may be obtained upon request. This provides farther information on I²C bus protocol. Figure 28 shows the relationship between SDA and SCL to be used when programming the I²C bus. If the bus is not being used, both SDA and SCL lines must be left high.

Figure 28. I²C Diagram




Every byte put onto the SDA line should be 8 bits long (MSB first), followed by an acknowledge bit, which is generated by the receiving device.

Each data transfer is initiated with a start condition and ended with a stop condition. The first byte after a start condition is always the address byte. If this is the device's own address, the device will generate an acknowledge by pulling the SDA line low during the ninth clock pulse, then accept the data in subsequent bytes (autoincrementing the subaddress) until another stop condition is detected.

Bit 8 of the address byte is the read/write bit (high = read from addressed device, low = write to the addressed device) so, for the Bt864A/865A, the address is only considered valid if the R/W bit is low.

Data bytes are always acknowledged during the ninth clock pulse by the addressed device. Note that during the acknowledge period the transmitting device must leave the SDA line high.

Premature termination of the data transfer is allowed by generating a stop condition at any time. When this happens, the Bt864A/865A will remain in the state defined by the last complete data byte transmitted. Any master acknowledge subsequent to reading the chip ID is ignored.



PARAMETRIC INFORMATION

DC Electrical Parameters

Table 16. Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Units
Power Supply	VAA				
5 V		4.75	5.00	5.25	V
3.3 V		3.0	3.3	3.6	V
Ambient Operating Temperature	TA	0		70	°C
DAC Output Load	RL		37.5		Ω
Nominal RSET	RSET		75		Ω

Table 17. Absolute Maximum Ratings

Parameter	Symbol	Min	Typ	Max	Units
VAA and VDD (measured to GND)				7.0	V
Voltage on Any Signal Pin ⁽¹⁾		GND -0.5		VAA or VDD + 0.5	V
Analog Output Short Circuit Duration to Any Power Supply or Common	ISC		Indefinite		
Storage Temperature	TS	-65		+150	°C
Junction Temperature	TJ			+125	°C
Vapor Phase Soldering (1 Minute)	TVSOL			220	°C

Notes: (1). This device employs high-impedance CMOS structures on all signal pins. It should be handled as an ESD-sensitive device. Voltage on any signal pin that exceeds the power supply or ground voltage by more than 0.5 V can cause destructive latchup.

2. Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Table 18. DC Characteristics (VDD = 5 V)

Parameter	Symbol	Min	Typ	Max	Units
Video D/A Resolution		10	10	10	Bits
Output Current-DAC Code 1023 (Iout FS)			34.13		mA
Output Voltage-DAC Code 1023			1.28		V
Video Level Error (Nominal Resistors)				5	%
Output Capacitance			22		pF
Digital Inputs (Except those specified below)					
Input High Voltage	VIH	2.0		VDD + 0.5	V
Input Low Voltage	VIL	GND -0.5		0.8	V
Input High Current (Vin = 2.4 V)	IIH			1	μA
Input Low Current (Vin = 0.4 V)	IIL			-1	μA
Input Capacitance (f = 1 MHz, Vin = 2.4 V)	CIN		7		pF
SCL, SDA					
Input High Voltage	VIH	0.7 x VDD		VDD + 0.5	V
Input Low Voltage	VIL	GND -0.5		0.3 x VDD	V
CLK Input					
Input High Voltage	VIH	2.4		VDD + 0.5	V
Input Low Voltage	VIL	GND -0.5		0.8	V
Digital Outputs					
Output High Voltage (IOH = -400 μA)	VOH	2.4			V
Output Low Voltage (IOL = 3.2 mA)	VOL			0.4	V
Three-State Current	IOZ			50	μA
Output Capacitance	CDOUT		10		pF
<p>Note: "Recommended Operating Conditions," NTSC CCIR 601 operation, and CLK frequency = 27 MHz. As the above parameters are guaranteed over the full temperature range, temperature coefficients are not specified or required. Typical values are based on nominal temperature, i.e., room temperature, and nominal voltage, i.e., 5 V or 3.3 V.</p>					



AC Electrical Parameters

Table 19. AC Characteristics (VDD = 5 V, VAA = 5 V) (1 of 2)

Parameter	EIA/TIA 250C Ref	CCIR 567	Symbol	Min	Typ	Max	Units
Hue Accuracy ⁽³⁾	$\chi^{(1)}$	$\chi^{(2)}$			1	2.5	\pm°
Color Amplitude Accuracy ⁽³⁾	$\chi^{(1)}$	$\chi^{(2)}$			1	2.3	$\pm\%$
Chroma AM/PM Noise ⁽⁴⁾	1 MHz Red Field				-64		dB rms
Differential Gain ⁽³⁾	6.2.2.1				1	2	% p-p
		C3.4.1.3			1.5		% p-p
Differential Phase ⁽³⁾	6.2.2.2				0.5	2.2	$^\circ$ p-p
		C3.4.1.3			0.45		$^\circ$ p-p
SNR (unweighted 100 IRE Y Ramp Tilt Correct) ⁽³⁾							
RMS (5 MHz Bandwidth)	6.3.1				-62		dB rms
Peak Periodic	6.3.2				-60		dB p-p
100 IRE Multiburst (4.0 MHz Packet) ⁽⁴⁾	6.1.1				-2.3	-3	\pm IRE
Gain/frequency (4.8 MHz Packet)		C3.5.4.1			-0.5	-0.8	dB
Chroma/Luma Gain Ineq ⁽⁴⁾							
5.0 V	6.1.2.2	C3.5.3.1			-2	-2.5	\pm IRE
3.3 V	6.1.2.2	C3.5.3.1			-2.5		\pm IRE
Chroma/Luma Delay Ineq ⁽⁴⁾	6.1.2	C3.5.3.2			0	10	ns
Short Time Distortion 100IRE/PIXEL ⁽⁴⁾	6.1.6	C3.5.1.4			2.3	3	%
Luminance Nonlinearity ⁽³⁾	6.2.1				0.5		%
Chroma/Luma Intermod ⁽³⁾	6.2.3				0.2	22	\pm IRE
		C3.4.1.4			0.8		\pm IRE
Chroma Nonlinear Gain ⁽³⁾	6.2.4.1				0.2	2	\pm IRE
Chroma Nonlinear Phase ⁽³⁾	6.2.4.2				0.2	2	\pm°




Table 19. AC Characteristics (VDD = 5 V, VAA = 5 V) (2 of 2)

Parameter	EIA/TIA 250C Ref	CCIR 567	Symbol	Min	Typ	Max	Units
Pixel/Control Setup Time ⁽⁵⁾			1	7			ns
Pixel/Control Hold Time ⁽⁵⁾			2	3			ns
Control Output Delay Time ⁽⁵⁾							
5.0 V			3			17	ns
3.3 V			3			35	ns
Control Output Hold Time ⁽⁵⁾			4	4			ns
CLK Frequency				24.54	27	29.5	MHz
CLK Pulse Width Low Time				8			ns
CLK Pulse Width High Time				8			ns
Pipeline Delay							
Input Pixels to Composite Video					52		CLK periods
Input Pixels to RGB Output					52		CLK periods
VAA Supply Current					180		mA
VDD Supply Current							
5.0 V					50		mA
3.3 V					30		mA
Total Supply Current							
5.0 V					230		mA
3.3 V					210		mA
Power-Down Mode Currents							
VAA Supply Current (SLEEP = 1) ⁽⁶⁾					1		mA
VDD Supply Current (SLEEP = 1) ⁽⁶⁾					1		mA
VAA Supply Current (DAC off =1)					1		mA
VDD Supply Current (DAC off =1)					50		mA

Notes: (1). 75/7.5/75/7.5 Color bars normalized to burst.
(2). 100/0/100/0 Colorbars normalized to burst.
(3). Guaranteed by characterization.
(4). Without post filter. Guaranteed by design.
(5). Control pins are defined as: P[7:0], Y[7:0], BLANK*, HSYNC*, VSYNC*, FIELD, TTXREQ, TTXDAT.
(6). All digital inputs at GND or VDD.
7. "Recommended Operating Conditions," NTSC CCIR 601 operation, and CLK frequency = 27 MHz. Analog output load ≤ 75 pF. HSYNC*, VSYNC*, BLANK*, and FIELD output loads ≤ 75 pF. As the above parameters are guaranteed over the full temperature range, temperature coefficients are not specified or required. Typical values are based on nominal temperature, i.e., room temperature, and nominal voltage, i.e., 5 V. Video input and output timing is shown in Figure 29.




Figure 29. YCrCb Video Input and Output Timing





Package Drawing

Figure 30. 52-Pin PQFP





Revision History

Revision	Change from Previous Revision
A	New Datasheet.

