Audio ICs

PLL frequency synthesizer for tuners BU2618FV

The BU2618FV is a low current dissipation PLL frequency synthesizer designed for use in FM multiplex radio receiver and FM pager receiver. Featuring very small package and built-in prescaler that can operate at up to 130MHz.

Applications

FM multiplex radio receivers, pagers, radios, and other signal generators

Features

- Built-in high-speed prescaler can divide 130 MHzVCO.
- Low current dissipation (during operation: 1.5mA, PLL OFF: 200µA Typ.)
- Seven standard frequencies: 25kHz, 12.5kHz, 6.25kHz, 10kHz, 9kHz, 5kHz, and 1kHz.
- 4) Counter for intermediate frequency detection.
- 5) Unlock detection circuit.
- 6) Four output ports.
- 7) Serial data input (CE, CK, DA)

•Absolute maximum ratings (Ta = 25° C)


Parameter	Symbol	Limits	Unit	Conditions
Power supply voltage	V _{DD}	-0.3~+7.0	V	VDD
Maximum input voltage 1	V _{IN1}	-0.3~+7.0	V	CE, CK, DA
Maximum input voltage 2	V _{IN2}	$-0.3 \sim V_{DD} + 0.3$	V	XIN, FMIN, AMIN, IFIN
Maximum output voltage 1	V _{OUT1}	-0.3~+10.0	V	Po, P1, P2, P3, CD
Maximum output voltage 2	V _{OUT2}	$-0.3 \sim V_{DD} + 0.3$	V	PD, XOUT
Maximum output current	Іоит	0~4.0	mA	Po, P1, P2, P3, CD
Power dissipation	Pd	350*	mW	_
Operating temperature	Topr	-25~+75	°C	_
Storage temperature	Tstg	-55~+125	ĉ	_

* Reduced by 3.5mW for each increase in Ta of 1 °C over 25°C.

Recommended operating conditions (Ta = 25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit	
Power supply voltage	V _{DD}	2.7	-	6.0	V	

Block diagram



Pin descriptions

Pin No.	Pin name	Pin description	Function	1/0	
16	XOUT	Crystal oscillation	For generation of standard frequency and internal clock.	OUT	
1	XIN	terminal	Connected to 7.2 MHz crystal resonator.	IN	
2	CE	Chip enable	When CE is H, DA is synchronous with the rise of CK and		
3	СК	Clock signal	read to the internal shift register. DA is then latched at the timing of the fall of CE. Also, output data is output from the	IN	
4	DA	Serial data	CD terminal synchronous to the rise of CK.		
5	CD	Count data	Frequency data and unlock data are output.		
6	PO			Nch open drain	
7	P1	Output port	Controlled on the basis of input data.		
8	P3	1			
9	IFIN	IF input	Input for frequency measurement	IN	
10	P2	Output port	Controlled on the basis of input data.	Nch open drain	
11	AMIN	AM input	Local input for AM	IN	
12	FMIN	FM input	Local input for FM	IN	
13	Vdd	Power supply	Power supply, with 2.7V to 6.0V applied voltage.	-	
14	PD	Phase comparison output	High level when value obtained by dividing local output is	3-state	
15	Vss	GROUND	higher than standard frequency. Low level when value is lower. High impedance when value is same.	_	

* : When power is ON, pins 5 through 12 and pin 14 are not set until data is input.

Audio ICs


Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Power supply current	I _{DD1}	-	1.5	2.5	mA	FM _{IN} =130MHz, 100mV _{rms}
Quiescent current	I _{DD2}	-	0.2	0.3	mA	No input, PLL=OFF
Input high level voltage	Vн	0.8V _{DD}	_	-	V	CE, CK, DA terminals
Input low level voltage	V⊫	-	_	0.2V _{DD}	V	CE, CK, DA terminals
Input high level current 1	l _{IH1}	-	_	1.0	μA	CE, CK, DA terminals $V_{IN}=V_{DD}$
Input high level current 2	I _{IH2}	-	0.3	0.7	μA	XIN terminals $V_{IN} = V_{DD}$
Input high level current 3	I _{IH3}	5	10	15	μA	FMIN, AMIN, IFIN terminals $V_{IN} = V_{DD}$
Input low level current 1	lı∟ı	-1.0	_	-	μA	CE, CK, DA terminals $V_{IN}=V_{SS}$
Input low level current 2	I _{IL2}	-0.7	-0.3	-	μA	XIN terminals VIN=VSS
Input low level current 3	l _{IL3}	5	10	-15	μA	FMIN, AMIN, IFIN terminals $V_{IN} = V_{SS}$
Output low level voltage 1	V _{OL1}	_	0.2	0.5	V	P ₀ P ₁ P ₂ P ₃ CD I ₀ =1.0mA
Off level leakage current 1	IOFF1	_	_	1.0	μA	$P_0 P_1 P_2 P_3 CD V_0=10V$
Output low level voltage 2	V _{OL2}	_	_	0.5	V	FMIN AMIN IFIN IOUT=0.1mA
Output high level voltage	Vон	V _{DD} — 1.0	V _{DD} — 0.25	_	v	PD Iour=-1.0mA
Output low level voltage	V _{OL4}	-	0.15	1.0	V	PD Iout=1.0mA
Off level leakage current 2	IOFF2	-	_	100	nA	PD Vout=VDD
Off level leakage current 3	I _{OFF3}	-100	_	-	nA	PD V _{OUT} =V _{SS}
Internal feedback resistor 1	R _{F1}	3.8	10	16	MΩ	XIN
Internal feedback resistor 2	R _{F2}	300	500	1000	kΩ	FMIN, AMIN, IFIN
Input frequency 1	F _{IN1}	1	7.2	10	MHz	XIN ,sine wave, C coupling
Input frequency 2	F _{IN2}	10	_	130	MHz	FMIN ,sine wave, C coupling VIN=100mVrms
Input frequency 3	Fins	0.5	_	30	MHz	AMIN ,sine wave, C coupling $V_{IN} = 100 \text{mV}_{rms}$
Input frequency 4	F _{IN4}	0.4	_	12	MHz	IFIN ,sine wave, C coupling $V_{IN} = 100 \text{mV}_{rms}$
Maximum input amplitude	FINMAX	-	_	1.0	Vrms	XIN ,FMIN ,AMIN ,IFIN, sine wave, C coupling
Minimum pulse width	TW	_	1.0	-	μs	CK, DA
Input rise time	TR	_	_	500	ns	CE, CK, DA
Input fall time	TF	_	_	500	ns	CE, CK, DA

●Electrical characteristics (unless otherwise noted, Ta = 25°C, V_{DD} = 3.0V)

O Not designed for radiation resistance.

Circuit operation


Input data format



\leftarrow	Inp	out from L	00.													
	Po	P1	P2	Pз	*	*	*	СТ	R₀	Rı	R2	S	PS	*	GT	TS
	* : Irrelevant															

Output data format

CE output is set to LO.



Figures for output assume the presence of pullup resistance. T1, T2>1 $\mu \, s$ Output data format

C ₀	C1	C2	C ₃	C4	C5	C ₆	C7	Ca	C9	C10	C11	C12	C13	C14	C15
- Input done from Co.							C ₁₆	C ₁₇	C ₁₈	C ₁₉	U₀	U ₁	U2	U₃	

* Data is output only when CT = 1 or GT = 1.

Audio ICs

- · Explanation of the data
- (1) Division data: For D_0 through D_{15} (When S = 0, use D_4 through $D_{15.}$)

	Do D		D2	Dз	D4	D5	D6	D7	Da	D9	D10	D	1	D12	D13	D14	D15
Examples:																	
Divi	de ratio	=110	06(D) 110	6(D)÷	2=553	B(D)=2	229(H) S=	0, PS=	0						
0	1	1	() ()	1	0	0	0	1	0	0	(D	0	0	0
Divi	de ratio	=110	07(D)=453	(H) S	6=1, P	S=1										
1	1	0	()	1 (0	1	0	0	0	1	0	(D	0	0	0
Divi	de ratio	=926	6(D)=	=39E(H) S=	=1, PS	6=0										
Х	×	×	>	< ()	1	1	1	1	0	0	1		1	1	0	0
CT	: Freque	ency r	meas	sureme	nt beg	inning	data										
1: E	Begins r	neas	urem	nent.													
0: F	Resets i	ntern	al co	unter,	IFIN go	bes to p	oulldow	/n.									

- (3) Output port control data:
 - 1: Open drain output ON
 - 2: Open drain output OFF
- (4) R₀, R₁, R₂, standard frequency data

	Data		
R₀	R1	R2	Standard frequency
0	0	0	25kHz
0	0	1	12.5kHz
0	1	0	6.25kHz
0	1	1	10kHz
1	0	0	5kHz
1	0	1	9kHz
1	1	0	1kHz
1	1	1	* PLL OFF


* FMIN = pulldown, AMIN = pulldown, PD = high impedance

- (5) S: switch between FMIN and AMIN0: FMIN 1: AMIN
- (6) PS: If this bit is set to ON while AMIN is selected, swallow counter division is possible.
- (7) GT: Frequency measurement time and unlock detection ON/OFF

СТ	GT	Frequency measurement	Unlock detection	Data output
0	0	OFF	OFF	NG
0	1	OFF	ON	
1	0	ON Gate time = 16 ms	ON	ОК
1	1	ON Gate time = 32 ms	ON	


(8) TS: Test data (0) is input

- Frequency counter
- (1) Structure



- (2) How the frequency counter operates When control data CT equals 1, the 20-bit counter and the amp go into operation. When CT equals 0, amp input goes to pulldown and the counter is reset. Measuring time (gate pulse) is selected (16ms/32ms) on the basis of control data GT. When control data CT equals 0, the counter is reset.
- (3) Explanation of output data
 D₀: LSB D₁₉: MSB
 Unlock detection


When control data GT equals 1, or CT equals 1, the unlock detection circuit goes into operation for 8 ms. When CT equals 1, the unlock detection circuits stops operating before the frequency counter gate pulse is emitted. When CT equals 0, or GT equals 0, the unlock detection circuit is reset.




Explanation of the output data

U0	U1	U2	U3					
0	0	0	0			ERR	<	1.1μs
1	0	0	0	1.1µs	<	ERR	<	2.2 µ s
1	1	0	0	2.2 µ s	<	ERR	<	3.3 µs
1	1	1	0	3.3 <i>µ</i> s	<	ERR	<	4.4μs
1	1	1	1	$4.4 \mu\mathrm{s}$	<	ERR		

- Frequency counter and unlock detection
- (1) When CT = 1: Frequency count and unlock detection are carried out.




(2) When CT = 0 and GT = 1: Only unlock detection is carried out.



• Explanation of CD

When frequency measurement or unlock detection is finished, the CD terminal goes to LO to indicate that the count and unlock detection have finished. It also synchronizes with CK to output counter data. When the next data is input, it goes to HI.



Electrical characteristics curves




Fig. 1 Operating frequency vs.supply current characteristics



External dimensions (Units: mm)

