## Standard ICs

## LCD segment driver BU9706KS

The BU9706KS is a 40 -output LCD segment driver provided with a 40 -bit shift register and a 40 -bit latch.
As the 40 -bit shift register can be divided into two 20-bit sections, it can be used efficiently, based on the number of segments and the character configuration.
Also, by using a number of BU9706KS drivers, it is possible to configure an LCD segment driver of more than 80 bits.
As the liquid crystal drive voltage can be set externally to any value, it can be used as a driver IC for both static and dynamic drive in various types of liquid crystal display panels.

## - Features

1) 40-bit shift register and 40 -bit latch enable serial input - parallel output.
2) Shift register can be divided into two 20-bit sections.
3) Power supply voltage: 3.5 to 6 V .
4) LCD drive voltage: 3 to 6 V .
5) Can accommodates duty of $1 / 8$ to $1 / 16$.
6) Can be used as a driver IC for static drive by setting the liquid crystal drive voltage externally ( $\mathrm{V} 3=\mathrm{VDD}$, $\mathrm{V} 2=\mathrm{V} 5=\mathrm{Vss}$, connect DF as LCD common).

- Block diagram

- Absolute maximum ratings $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Limits | Unit |
| :--- | :---: | :---: | :---: |
| Power supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | $-0.3 \sim+6.5$ | V |
| LCD power supply voltage* | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{5}$ | $0 \sim+6.5$ | V |
| Input voltage | $\mathrm{V}_{\mathrm{I}}$ | $\mathrm{V}_{\mathrm{SS}}-0.3 \sim \mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| Power dissipation | Pd | 500 | mW |
| Operating temperature | Topr | $-20 \sim+70$ | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | $-55 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

* The LCD power supply voltage must satisfy the condition of $\mathrm{VDD}_{\mathrm{D}}>\mathrm{V}_{2} \geqq \mathrm{~V}_{3}>\mathrm{V}_{5} \geqq \mathrm{Vss}$.
-Recommended operating conditions ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | 3.5 | - | 6.0 | V |
| LCD power supply voltage* | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{5}$ | 3.0 | - | 6.0 | V |
| Input voltage | $\mathrm{VIN}^{*}$ | 0 | - | $\mathrm{V}_{\mathrm{DD}}$ | V |

* The LCD power supply voltage must satisfy the condition of $\mathrm{VDD}>\mathrm{V}_{2} \geqq \mathrm{~V}_{3}>\mathrm{V}_{5} \geqq \mathrm{~V} s \mathrm{~s}$.
- Pin assignments



## - Pin descriptions

| Pin No. | Pin name | $1 / 0$ | Function |
| :---: | :---: | :---: | :---: |
| $2 \sim 41$ | $\stackrel{\mathrm{O}_{40}}{\sim} \mathrm{O}_{1}$ | 0 | Output pin for the liquid crystal driver. $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{2}, \mathrm{~V}_{3}$ or $\mathrm{V}_{5}$ is output depending on the latch content and the DF signal. Refer to the truth table for the output level. |
| $43 \sim 45$ | $\mathrm{V}_{2} \sim \mathrm{~V}_{5}$ | - | Power supply pin for liquid crystal drive |
| 49 | VDD | - | Logic power supply pin and liquid crystal drive power supply pin |
| 42 | Vss | - | Logic power supply pin |
| 53 | DI 1 | I | Data input pin for the shift register ( 1 to 20 bits). Data is read to the first bit of the shift register at the clock signal falling edge. |
| 54 | $\mathrm{DO}_{20}$ | O | Data output pin for the shift register ( 1 to 20 bits). Data is output in synchronization with the clock signal falling edge. A 40-bit shift register is accomplished by connecting pins 54 and 55 . |
| 55 | Dl21 | 1 | Data input pin for the shift register ( 21 to 40 bits). Data is read to the 21 st bit of the shift register at the clock signal falling edge. |
| 1 | DO40 | O | Data output pin for the shift register ( 21 to 40 bits). Data is output in synchronization with the clock signal falling edge. It is used to configure an LCD driver with more than 40 bits by connecting it to the DI pin of the BU9706KS at the next stage. |
| 48 | CP | I | Clock signal input pin for the shift register. The contents of the shift register are shifted by 1 bit only at the clock signal falling edge. |
| 47 | LOAD | 1 | Latch signal input pin for the 40-bit latch. The contents of the shift register are transferred to $\mathrm{O}_{1}$ to $\mathrm{O}_{40}$ at LOAD = " H " and the data is latched at LOAD = "L". While LOAD = "L", the latched data is held even if the contents of the shift register change. |
| 51 | DF | I | Input pin for the signal which produces AC for LCD drive. |

- LCD drive output pin truth table

| Latch data | DF | On terminal voltage |
| :---: | :---: | :---: |
| $H$ | $H$ | $\mathrm{~V}_{5}$ |
| H | L | VDD |
| L | H | $\mathrm{V}_{3}$ |
| L | L | $\mathrm{~V}_{2}$ |

- Timing chart

- Shifted at CP input falling.
- When the LOAD input state becomes " H ", the contents of the shift register are transferred to the segment outputs O 1 to O 40 , and when it is " L ", the data is latched.

Fig. 1

- Electrical characteristics (unless otherwise noted, $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VDD}=5 \mathrm{~V}$ )

DC characteristics

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high level voltage*1 | $\mathrm{V}_{\mathrm{H}}$ | 4.0 | - | - | V | - |
| Input low level voltage*1 | VIL | - | - | 1.0 | V | - |
| Input high level current*1 | IIH | - | - | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ |
| Input low level current*1 | IIL | - | - | -1 | $\mu \mathrm{A}$ | V IL $=0 \mathrm{~V}$ |
| Output high level voltage*2 | VOH | 4.2 | - | - | V | $\mathrm{lo}=-40 \mu \mathrm{~A}$ |
| Output low level voltage*2 | Vol | - | - | 0.4 | V | $\mathrm{lo}=0.4 \mathrm{~mA}$ |
| ON resistance*3*4 | Ron | - | - | 5 | $\mathrm{k} \Omega$ | $\left\|\mathrm{VIN}-\mathrm{V}_{\text {O }}\right\|^{* 5}=0.25 \mathrm{~V}$ |
| Current dissipation | IdD | - | - | 0.5 | mA | CP = DC No load |

*1 Applied to DF, LOAD, CP, Dl1 and Dl21 pins
$* 4 \mathrm{VDD}=5 \mathrm{~V}, \mathrm{~V} 2=2 / 3 \mathrm{VDD}, \mathrm{V}_{3}=1 / 3 \mathrm{VDD}, \mathrm{V} 5=0 \mathrm{~V}$
*2 Applied to DO20 and DO40 pins
$* 5 \mathrm{VIN}=\mathrm{V} D \mathrm{D}, \mathrm{V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{5}, \mathrm{~V}_{\mathrm{o}}=\mathrm{O}_{\mathrm{n}}$ pin voltage
*3 Applied to O1 to O40 pins

AC characteristics

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation delay time 1 | tpLh, tpHL | - | - | 250 | ns | $\mathrm{CP} \rightarrow \mathrm{DO}_{\text {n }}$ delay time |
| Propagation delay time 2* | $\mathrm{tp}_{\text {( } \mathrm{L})}$ | - | - | 250 | ns | Load $\rightarrow$ On delay time |
| Propagation delay time 3* | $\mathrm{tp}_{\mathrm{p}}(\mathrm{D})$ | - | - | 250 | ns | DF $\rightarrow$ On delay time |
| DI $\rightarrow$ CP setup time | tsLH, tsHL | 50 | - | - | ns | - |
| $\mathrm{CP} \rightarrow$ DI hold time | thLh, thHL | 50 | - | - | ns | - |
| CP pulse width | tw (CP) | 125 | - | - | ns | - |
| Load pulse width | tw (L) | 125 | - | - | ns | - |
| $\mathrm{CP} \rightarrow$ load time | tcL | 250 | - | - | ns | - |
| LOAD $\rightarrow$ CP time | tıc | 0 | - | - | ns | - |
| Maximum clock frequency | fcp | 3.3 | - | - | MHz | DUTY = 50\% |

$* \mathrm{VDD}=5 \mathrm{~V}, \mathrm{~V} 2=2 / 3 \mathrm{VDD}, \mathrm{V}_{3}=1 / 3 \mathrm{VDD}, \mathrm{V}_{5}=0 \mathrm{~V}$
O Not designed for radiation resistance.


* $\mathrm{t}_{\mathrm{p}(\mathrm{L})}$ and $\mathrm{t}_{\mathrm{p}}^{(\mathrm{D})}$ are times required before the $\mathrm{O}_{1}$ to $\mathrm{O}_{40}$ output amplitude becomes $80 \%$ and $20 \%$ respectively.

Fig. 2 AC characteristics waveform

- Application example


Fig. 3

- External dimensions (Units: mm)


