# **SIEMENS**

# Microcomputer Components

8-Bit CMOS Microcontroller

C540U / C541U

C540U/C541U Dat Revision History :	
Previous Releases	: none (Original Version)
Page / Chapters	Subjects (changes since last revision)

Edition 1997-10-01 Published by Siemens AG, Bereich Halbleiter, Marketing-Kommunikation, Balanstraße 73, 81541 München

© Siemens AG 1997. All Rights Reserved.

#### Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Siemens Office, Semiconductor Group.

Siemens AG is an approved CECC manufacturer.

#### **Packing**

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

#### Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components<sup>1</sup> of the Semiconductor Group of Siemens AG, may only be used in life-support devices or systems<sup>2</sup> with the express written approval of the Semiconductor Group of Siemens AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

## **SIEMENS**

#### **8-Bit CMOS Microcontroller**


C540U C541U

#### **Advance Information**

- Enhanced 8-bit C500 CPU
  - Full software/toolset compatible to standard 80C51/80C52 microcontrollers
- 12 MHz external operating frequency
  - 500 ns instruction cycle
- Built-in PLL for USB synchronization
- On-chip OTP program memory
  - C540U: 4K byte
  - C541U: 8K byte
  - Alternatively up to 64K byte external program memory
  - Optional memory protection
- On-chip USB module
  - Compliant to USB specification
  - Full speed or low speed operation
  - Five endpoints: one bidirectional control endpoint

four versatile programmable endpoints

- Registers are located in special function register area
- On-chip USB transceiver



#### Features (cont'd):

- Up to 64K byte external data memory
- 256 byte on-chip RAM
- Four parallel I/O ports
  - P-LCC-44 package: three 8-bit ports and one 6-bit port
  - P-SDIP-52 package: four 8-bit ports
  - LED current drive capability for 3 pins (10 mA)
- Two 16-bit timer/counters (C501 compatible)
- SSC synchronous serial interface (SPI compatible) (only C541U)
  - Master and slave capable
  - Programmable clock polarity / clock-edge to data phase relation
  - LSB/MSB first selectable
  - 1.5 MBaud transfer rate at 12 MHz operating frequency
- 7 interrupt sources (2 external, 5 internal with 2 USB interrupts) selectable at 2 priority levels
- Enhanced fail safe mechanisms
  - Programmable watchdog timer (only C541U)
  - Oscillator watchdog
- Power saving modes
  - idle mode
  - software power down mode with wake-up capability through INTO pin or USB
- On-chip emulation support logic (Enhanced Hooks Technology TM)
- P-LCC-44 and P-SDIP-52 packages
- Power supply voltage range: 4.0V to 5.5V
- Temperature Range : SAB-C540U  $T_A = 0$  to 70 °C

SAB-C541U  $T_A = 0 \text{ to } 70 \text{ }^{\circ}\text{C}$ 

## Table 1 Ordering Information

Туре	Ordering Code	Package	Description (8-Bit CMOS microcontroller)
SAB-C540U-EN	Q67126-C2042	P-LCC-44-2	8-Bit CMOS microcontroller (12 MHz)
SAB-C540U-EP	Q67120-C2043	P-SDIP-52-1	8-Bit CMOS microcontroller (12 MHz)
SAB-C541U-1EN	Q67126-C2001	P-LCC-44-2	8-Bit CMOS microcontroller (12 MHz)
SAB-C541U-1EP	Q67120-C2021	P-SDIP-52-1	8-Bit CMOS microcontroller (12 MHz)




Figure 2 Logic Symbol

#### **Additional Literature**

For further information about the C540U/C541U the following literature is available :

Title	Ordering Number
C540U/C541U 8-Bit CMOS Microcontroller User's Manual	B158-H????-X-X-7600
C500 Microcontroller Family Architecture and Instruction Set User's Manual	B158-H6987-X-X-7600
C500 Microcontroller Family - Pocket Guide	B158-H6986-X-X-7600




Figure 3
Pin Configuration P-LCC-44 Package (top view)




Figure 4
Pin Configuration P-SDIP-52 Package (top view)

Table 2
Pin Definitions and Functions

Symbol	Pin N	umbers	I/O*)	Function		
	P-LCC-44	P-SDIP-52				
D+	3	3	I/O	USB D+ Data Line The pin D+ can be directly connected to USB cable (transceiver is integrated on-chip).		
D-	4	4	I/O	USB D- Data Line The pin D- can be directly connected to USB cable (transceiver is integrated on-chip).		
P1.0 - P1.4	5 - 7, 12, 34, 44 5 6 7 12 34 44	7 - 9, 14, 41, 51, 15, 40 7 8 9 13 41 51	I/O	is an 6-bit (P-LCC-44) or 8-bit (P-SDIP-52) quasibidirectional I/O port with internal pullup resistors. Port 1 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 1 pins being externally pulled low will source current ( <i>I</i> <sub>IL</sub> , in the DC characteristics) because of the internal pullup resistors.  Port 1 also contains two outputs with LED drive capability as well as the four pins of the SSC (C541U only). The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate (except when used for the compare functions). The secondary functions are assigned to the port 1 pins as follows: P1.0 / LED0 LED0 output P1.1 / LED1 LED1 output P1.2 / SCLK SSC Master Clock Output / SSC Slave Clock Input (C541U only) P1.3 / SRI SSC Receive Input (C541U only) P1.4 / STO SSC Transmit Output (C541U only)		
	  -  -	15 40		P1.6 (P-SDIP-52 only) P1.7 (P-SDIP-52 only)		
RESET	10	12	I	RESET A high level on this pin for the duration of two machine cycles while the oscillator is running resets the C540U/C541U. A small internal pulldown resistor permits power-on reset using only a capacitor connected to V <sub>CC</sub> .		

<sup>\*)</sup> I = Input O = Output

Table 2
Pin Definitions and Functions (cont'd)

Symbol	Pin N	umbers	I/O*)	Function			
	P-LCC-44	P-SDIP-52					
P3.0 - P3.7	11, 13 - 19	13, 16 - 22	I/O	is an 8-bit quasi-bidirectional I/O port with internal pullup resistors. Port 3 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 3 pins being externally pulled low will source current ( <i>I</i> <sub>IL</sub> , in the DC characteristics) because of the internal pullup resistors. Port 3 also contains the interrupt, timer, serial port and external memory strobe pins that are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. The secondary functions are assigned to the pins of port 3, as follows:  P3.0 / LED2			
XTAL2	20	23	_	XTAL2 is the output of the inverting oscillator amplifier. This pin is used for the oscillator operation with crystal or ceramic resonator.			
XTAL1	21	24	_	is the input to the inverting oscillator amplifier and input to the internal clock generator circuits.  To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. Minimum and maximum high and low times as well as rise/fall times specified in the AC characteristics must be observed.			

<sup>\*)</sup> I = Input O = Output

Table 2
Pin Definitions and Functions (cont'd)

Symbol	Pin N	umbers	I/O*)	Function		
	P-LCC-44	P-SDIP-52				
P2.0 - P2.7	24 - 31	28 - 35	I/O	is an 8-bit quasi-bidirectional I/O port with internal pullup resistors. Port 2 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 2 pins being externally pulled low will source current ( <i>I</i> <sub>IL</sub> , in the DC characteristics) because of the internal pullup resistors. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pullup resistors when issuing 1's. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 issues the contents of the P2 special function register.		
PSEN	32	38	0	The Program Store Enable output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periods except during external data memory accesses. The signal remains high during internal program execution.		
ALE	33	39	0	The Address Latch enable output is used for latching the address into external memory during normal operation. It is activated every six oscillator periods except during an external data memory access.		
ĒΑ	35	42	I	External Access Enable When held high, the C540U/C541U executes instructions from the internal ROM as long as the PC is less than 1000 <sub>H</sub> for the C540U or less than 2000 <sub>H</sub> for the C541U. When held low, the C540U/C541U fetches all instructions from external program memory. For the C540U-L/C541U-L this pin must be tied low.		

<sup>\*)</sup> I = Input O = Output

Table 2
Pin Definitions and Functions (cont'd)

Symbol	Pin N	umbers	I/O*)	Function		
	P-LCC-44	P-SDIP-52				
P0.0 - P0.7	44 - 36	50 - 43	I/O	Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pullup resistors when issuing 1's.		
V <sub>CCU</sub>	1	1	_	Supply voltage for the on-chip USB transceiver circuitry.		
V <sub>SSU</sub>	2	2	_	Ground (0V) for the on-chip USB transceiver circuitry.		
V <sub>CC</sub>	8, 23	10, 26	_	Supply voltage for ports and internal logic circuitry during normal, idle, and power down mode.		
V <sub>SS</sub>	9, 22	11, 25	_	Ground (0V) for ports and internal logic circuitry during normal, idle, and power down mode.		

<sup>\*)</sup> I = Input O = Output




Figure 5
Block Diagram of the C540U/C541U

Reset Value: 00H

#### **CPU**

The C540U/C541U is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44 % one-byte, 41 % two-byte, and 15% three- byte instructions. With a 12 MHz crystal, 58% of the instructions are executed in 500ns.

#### Special Function Register PSW (Address D0<sub>H</sub>)

Bit No.	MSB							LSB	
	• • •	D6 <sub>H</sub>	• • •	• • •	• •	• •	• •		
$D0_{H}$	CY	AC	F0	RS1	RS0	OV	F1	Р	PSW

Bit	Function	Function					
CY	Carry Fla Used by	_	instruction.				
AC		/ Carry Fla	ng s which execute BCD operations.				
F0	General	Purpose F	Flag				
RS1 RS0	-	Register Bank Select Control Bits These bits are used to select one of the four register banks.					
	RS1	RS0	Function				
	0	0	Bank 0 selected, data address 00 <sub>H</sub> -07 <sub>H</sub>				
	0	1	Bank 1 selected, data address 08 <sub>H</sub> -0F <sub>H</sub>				
	1	0	Bank 2 selected, data address 10 <sub>H</sub> -17 <sub>H</sub>				
	1	1	Bank 3 selected, data address 18 <sub>H</sub> -1F <sub>H</sub>				
OV		Overflow Flag Used by arithmetic instruction.					
F1	General	General Purpose Flag					
P	Set/clear	Parity Flag Set/cleared by hardware after each instruction to indicate an odd/even number of "one" bits in the accumulator, i.e. even parity.					

#### **Memory Organization**

The C540U/C541U CPU manipulates operands in the following four address spaces:

- 8 or 4 KByte on-chip OTP program memory
- Totally up to 64 Kbyte internal/external program memory
- up to 64 Kbyte of external data memory
- 256 bytes of internal data memory
- a 128 byte special function register area

Figure 6 illustrates the memory address spaces of the C540U/C541U.




Figure 6 C540U/C541U Memory Map Memory Map

#### **Reset and System Clock**

The reset input is an active high input at pin RESET. Since the reset is synchronized internally, the RESET pin must be held high for at least two machine cycles (12 oscillator periods) while the oscillator is running. A pulldown resistor is internally connected to  $V_{\rm SS}$  to allow a power-up reset with an external capacitor only. An automatic reset can be obtained when  $V_{\rm CC}$  is applied by connecting the RESET pin to  $V_{\rm CC}$  via a capacitor. **Figure 7** shows the possible reset circuitries.




Figure 7
Reset Circuitries

The oscillator and clock generation circuitry of the C540U/C541U is shown in **figure 5-8**. The crystal oscillator generates the system clock for the microcontroller. The USB module can be provided with the following clocks:

- Full speed operation : 48 MHz with a data rate of 12 Mbit/s
- Low speed operation: 6 MHz with a data rate of 1.5 Mbit/s

The low speed clock is generated by a dividing the system clock by 2. The full speed clock is generated by a PLL, which multiplies the system clock by a fix factor of 4. This PLL can be enabled or disabled by bit PCLK of SFR DCR. Depending on full or low speed operation of the USB bit SPEED of SFR has to be set or cleared for the selection of the USB clock. Bit UCLK is a general enable bit for the USB clock.




Figure 8
Block Diagram of the Clock Generation Circuitry

The clock generator provides the internal clock signals to the chip. These signals define the internal phases, states and machine cycles. **Figure 9** shows the recommended oscillator circuits for crystal and external clock operation.




Figure 9
Recommended Oscillator Circuitries

#### **Enhanced Hooks Emulation Concept**

The Enhanced Hooks Emulation Concept of the C500 microcontroller family is a new, innovative way to control the execution of C500 MCUs and to gain extensive information on the internal operation of the controllers. Emulation of on-chip ROM based programs is possible, too.

Each production chip has built-in logic for the supprt of the Enhanced Hooks Emulation Concept. Therefore, no costly bond-out chips are necessary for emulation. This also ensure that emulation and production chips are identical.

The Enhanced Hooks Technology<sup>TM 1)</sup>, which requires embedded logic in the C500 allows the C500 together with an EH-IC to function similar to a bond-out chip. This simplifies the design and reduces costs of an ICE-system. ICE-systems using an EH-IC and a compatible C500 are able to emulate all operating modes of the different versions of the C500 microcontrollers. This includes emulation of ROM, ROM with code rollover and ROMless modes of operation. It is also able to operate in single step mode and to read the SFRs after a break.




Figure 10
Basic C500 MCU Enhanced Hooks Concept Configuration

Port 0, port 2 and some of the control lines of the C500 based MCU are used by Enhanced Hooks Emulation Concept to control the operation of the device during emulation and to transfer informations about the programm execution and data transfer between the external emulation hardware (ICE-system) and the C500 MCU.

<sup>1 &</sup>quot;Enhanced Hooks Technology" is a trademark and patent of Metalink Corporation licensed to Siemens.

Reset Value: XX10XXXXR

#### **Special Function Registers**

The registers, except the program counter and the four general purpose register banks, reside in the special function register area. The special function register area consists of two portions: the standard special function register area and the mapped special function register area. One special function register of the C540U/C541U (PCON1) is located in the mapped special function register area. All other SFRs are located in the standard special function register area.

For accessing PCON1 in the mapped special function register area, bit RMAP in special function register SYSCON must be set.

#### Special Function Register SYSCON (Address B1<sub>H</sub>)

Bit No. MSB LSB									
	7	6	5	4	3	2	1	0	
В1 <sub>Н</sub>	ı	_	EALE	RMAP	-	-	-	-	SYSCON

The functions of the shaded bits are not described in this section.

Bit	Function
RMAP	Special function register map bit
	RMAP = 0: The access to the non-mapped (standard) special function register area is enabled.
	RMAP = 1: The access to the mapped special function register area (PCON1) is enabled.

As long as bit RMAP is set, a mapped special function register can be accessed. This bit is not cleared by hardware automatically. Thus, when non-mapped/mapped registers are to be accessed, the bit RMAP must be cleared/set by software, respectively each.

The registers, except the program counter and the four general purpose register banks, reside in the special function register area. All SFRs with addresses where address bits 0-2 are 0 (e.g.  $80_{H}$ ,  $88_{H}$ ,  $90_{H}$ ,  $98_{H}$ , ...,  $F8_{H}$ ,  $FF_{H}$ ) are bitaddressable.

The 75 special function registers (SFRs) in the SFR area include pointers and registers that provide an interface between the CPU and the other on-chip peripherals. The SFRs of the C540U/C541U are listed in **table 3** to **table 4**. In **table 3** they are organized in groups which refer to the functional blocks of the C540U/C541U. **Table 4 and table 4** illustrate the contents of the SFRs in numeric order of their addresses.

### **SIEMENS**

Table 3
Special Function Registers - Functional Blocks

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC B DPH DPL PSW SP VR0 VR1 VR2 SYSCON	Accumulator B Register Data Pointer, High Byte Data Pointer, Low Byte Program Status Word Register Stack Pointer Version Register 0 Version Register 1 Version Register 2 System Control Register	E0H <sup>1)</sup> F0H <sup>1)</sup> 83H 82H D0H <sup>1)</sup> 81H FCH FDH FEH B1H	00H 00H 00H 00H 00H 07H C5H C1H YYH <sup>3)</sup> XX10XXXXB <sup>2)</sup>
Interrupt System	IEN0 IEN1 IP0 IP1 ITCON	Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0 Interrupt Priority Register 1 External Interrupt Trigger Condition Register	A8H <sup>1)</sup> A9H B8H <sup>1)</sup> B9H <sup>)</sup>	0XXX0000 <sub>B</sub> <sup>2)</sup> XXXXX0000 <sub>B</sub> <sup>2)</sup> XXXXX0000 <sub>B</sub> <sup>2)</sup> XXXXX0000 <sub>B</sub> <sup>2)</sup> XXXXX1010 <sub>B</sub> <sup>2)</sup>
Ports	P0 P1 P2 P3	Port 0 Port 1 Port 2 Port 3	80 <sub>H</sub> <sup>1)</sup> 90 <sub>H</sub> <sup>1)</sup> A0 <sub>H</sub> <sup>1)</sup> B0 <sub>H</sub> <sup>1)</sup>	FF <sub>H</sub> FF <sub>H</sub> FF <sub>H</sub>
Timer 0 / Timer 1	TCON TH0 TH1 TL0 TL1 TMOD	Timer 0/1 Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	88 <sub>H</sub> 1) 8C <sub>H</sub> 8D <sub>H</sub> 8A <sub>H</sub> 8B <sub>H</sub> 89 <sub>H</sub>	00H 00H 00H 00H 00H 00H
SSC Interface (C541U only)	SSCCON STB SRB SCF SCIEN SSCMOD	SSC Control Register SSC Transmit Buffer SSC Receive Register SSC Flag Register SSC Interrupt Enable Register SSC Mode Test Register	93H <sup>1)</sup> 94H 95H ABH <sup>1)</sup> ACH 96H	07 <sub>H</sub> XXH <sup>2)</sup> XXH <sup>2)</sup> XXXXXXX00 <sub>B</sub> <sup>2)</sup> XXXXXXX00 <sub>B</sub> <sup>2)</sup> 00 <sub>H</sub>
Watchdog (C541U only)	WDCON WDTREL	Watchdog Timer Control Register Watchdog Timer Reload Register	<b>C0<sub>H</sub></b> 1) 86 <sub>H</sub>	XXXX0000 <sub>B</sub> 2) 00 <sub>H</sub>

<sup>1)</sup> Bit-addressable special function registers

<sup>2) &</sup>quot;X" means that the value is undefined and the location is reserved

<sup>3)</sup> The content of this SFR varies with the actual of the step C540U/C541U (eg. 01<sub>H</sub> for the first step)

<sup>4)</sup> This SFR is located in the mapped SFR area. For accessing this SFR, bit RMAP in SFR SYSCON must be set.

Table 3
Special Function Registers - Functional Blocks (cont'd)

Block	Symbol	Name	Address	Contents after Reset
Pow.	PCON	Power Control Register	87 <sub>H</sub>	X00X0000 <sub>R</sub> <sup>2)</sup>
Sav. Modes	PCON1	Power Control Register 1	88H <sup>4)</sup>	0XX0XXXXB <sup>2)</sup>
USB	EPSEL	USB Endpoint Select Register	D2 <sub>H</sub>	80 <sub>H</sub>
Module	USBVAL	USB Data Register	D3 <sub>H</sub>	00H
	ADROFF	USB Address Offset Register	D4 <sub>H</sub>	00H <sup>2)</sup>
	GEPIR	USB Global Endpoint Interrupt Request Reg.	D6 <sub>H</sub>	00H
	DCR	USB Device Control Register	C1 <sub>H</sub>	000X0000 <sub>B</sub>
	DPWDR	USB Device Power Down Register	C2 <sub>H</sub>	00 <sub>H</sub>
	DIER	USB Device Interrupt Control Register	C3 <sub>H</sub>	00H
	DIRR	USB Device Interrupt Request Register	C4 <sub>H</sub>	00H
	FNRL	USB Frame Number Register, Low Byte	C6H	XXH
	FNRH	USB Frame Number Register, High Byte	C7 <sub>H</sub>	00000XXX <sub>B</sub>
	EPBCn 1)	USB Endpoint n Buffer Control Register	C1 <sub>H</sub>	00 <sub>H</sub>
	EPBSn 1)	USB Endpoint n Buffer Status Register	C2 <sub>H</sub>	20 <sub>H</sub>
	EPIEn 1)	USB Endpoint n Interrupt Enable Register	C3 <sub>H</sub>	00H
	EPIRn 1)	USB Endpoint n Interrupt Request Register	C4 <sub>H</sub>	10H <sup>3)</sup>
	EPBAn 1)	USB Endpoint n Base Address Register	C5 <sub>H</sub>	00H
	EPLENn 1)	USB Endpoint n Buffer Length Register	C6H	0XXXXXXX <sub>B</sub>

<sup>1)</sup> These register are multiple registers (n=0-4) with the same SFR address; selection of register "n" is done by SFR EPSEL.

<sup>2)</sup> The reset value of ADROFF is valid only if USBVAL has not been read or written since the last hardware reset.

<sup>3)</sup> The reset value of EPIR0 is 11<sub>H</sub>.

Table 4
Contents of the SFRs, SFRs in numeric order of their addresses

Addr	Register	Reset Value <sup>1)</sup>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
80H <sup>2)</sup>	P0	FFH	.7	.6	.5	.4	.3	.2	.1	.0
81 <sub>H</sub>	SP	07 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0
82 <sub>H</sub>	DPL	00H	.7	.6	.5	.4	.3	.2	.1	.0
83 <sub>H</sub>	DPH	00H	.7	.6	.5	.4	.3	.2	.1	.0
86H <sup>4)</sup>	WDTREL	00 <sub>H</sub>	WDT PSEL	.6	.5	.4	.3	.2	.1	.0
87 <sub>H</sub>	PCON	X00X- 0000 <sub>B</sub>	_	PDS	IDLS	_	GF1	GF0	PDE	IDLE
88H <sup>2)</sup>	TCON	00H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
88 <sub>H</sub>	PCON1	0XX0- XXXX <sub>B</sub>	EWPD	_	_	WS	-	-	_	_
89 <sub>H</sub>	TMOD	00 <sub>H</sub>	GATE	C/T	M1	МО	GATE	C/T	M1	MO
8A <sub>H</sub>	TL0	00H	.7	.6	.5	.4	.3	.2	.1	.0
8B <sub>H</sub>	TL1	00H	.7	.6	.5	.4	.3	.2	.1	.0
8C <sub>H</sub>	TH0	00H	.7	.6	.5	.4	.3	.2	.1	.0
8D <sub>H</sub>	TH1	00H	.7	.6	.5	.4	.3	.2	.1	.0
90H <sup>2)</sup>	P1	FFH	.7	.6	SLS	STO	SRI	SCLK	LED1	LED0
93H <sup>4)</sup>	SSCCON	07 <sub>H</sub>	SCEN	TEN	MSTR	CPOL	СРНА	BRS2	BRS1	BRS0
94H <sup>4)</sup>	STB	хх <sub>Н</sub>	.7	.6	.5	.4	.3	.2	.1	.0
95H <sup>4)</sup>	SRB	хх <sub>Н</sub>	.7	.6	.5	.4	.3	.2	.1	.0
96H <sup>4)</sup>	SSCMOD	00H	LOOPB	TRIO	0	0	0	0	0	LSBSM
9A <sub>H</sub>	ITCON	XXXX- 1010 <sub>B</sub>	_	_	_	_	I1ETF	I1ETR	I0ETF	I0ETR
A0H <sup>2)</sup>	P2	FFH	.7	.6	.5	.4	.3	.2	.1	.0
A8 <sub>H<sup>2)</sup></sub>	IEN0	0XXX- 0000 <sub>B</sub>	EA	-	_	_	ET1	EX1	ЕТО	EX0
A9 <sub>H</sub>	IEN1	XXXX- X000B	_	_	_	_	_	EUDI	EUEI	ESSC
AB <sub>4</sub> )	SCF	XXXX- XX00 <sub>B</sub>	_	_	_	_	_	_	WCOL	TC

<sup>1)</sup> X means that the value is undefined and the location is reserved

<sup>2)</sup> Bit-addressable special function registers

<sup>3)</sup> SFR is located in the mapped SFR area. For accessing this SFR, bit RMAP in SFR SYSCON must be set.

<sup>4)</sup> This SFR is only available in the C541U.

Table 4
Contents of the SFRs, SFRs in numeric order of their addresses (cont'd)

Addr	Register	Reset Value <sup>1)</sup>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
AC <sub>H</sub>	SCIEN	XXXX- XX00B	_	_	_	_	_	_	WCEN	TCEN	
B0H <sup>2)</sup>	P3	FFH	RD	WR	T1	ТО	INT1	INT0	DADD	LED2	
B1 <sub>H</sub>	SYSCON	XX10- XXXX <sub>B</sub>	_	_	EALE	RMAP	_	_	_	_	
B8H <sup>2)</sup>	IP0	XXXX- 0000B	-	_	_	-	PT1	PX1	PT0	PX0	
B9 <sub>H</sub>	IP1	XXXX- 0000B	_	_	_	_	_	PUDI	PUEI	PSSC 4)	
C0 <sub>H</sub>	WDCON	XXXX- 0000B	-	_	_	-	OWDS	WDTS	WDT	SWDT	
C1 <sub>H</sub> to	C7 <sub>H</sub>	USB Dev	evice and Endpoint Register definition see table 3-4								
D0 <sub>H</sub>	PSW	00 <sub>H</sub>	CY	AC	F0	RS1	RS0	OV	F1	Р	
D2 <sub>H</sub>	EPSEL	80 <sub>H</sub>	EPS7	0	0	0	0	EPS2	EPS1	EPS0	
D3 <sub>H</sub>	USBVAL	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0	
D4 <sub>H</sub>	ADROFF	00H 7)	0	0	AO5	AO4	AO3	AO2	AO1	AO0	
D6 <sub>H</sub>	GEPIR	00 <sub>H</sub>	0	0	0	EPI4	EPI3	EPI2	EPI1	EPI0	
E0 <sub>H<sup>2)</sup></sub>	ACC	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0	
F0H <sup>2)</sup>	В	00 <sub>H</sub>	.7	.6	.5	.4	.3	.2	.1	.0	
FC <sub>H</sub>	VR0	C5 <sub>H</sub>	1	1	0	0	0	1	0	1	
FD <sub>H</sub>	VR1	C1 <sub>H</sub>	1	1	0	0	0	0	0	1	
FE <sub>H</sub> 3) 5)	VR2	6)	.7	.6	.5	.4	.3	.2	.1	.0	

<sup>1)</sup> X means that the value is undefined and the location is reserved

<sup>2)</sup> Bit-addressable special function registers

<sup>3)</sup> SFR is located in the mapped SFR area. For accessing this SFR, bit RMAP in SFR SYSCON must be set.

<sup>4)</sup> This SFR respectively bit is only available in the C541U.

<sup>5)</sup> These are read-only registers

<sup>6)</sup> The content of this SFR varies with the actual of the step C517A (e.g. 01<sub>H</sub> for the first step)

<sup>7)</sup> The reset value of ADROFF is valid only if USBVAL has not been read or written since the last hardware reset.

Table 5 Contents of the USB Device and Endpoint Registers (Addr.  ${\rm C1_{H}}$  to  ${\rm C7_{H}}$ )

					_		• •	• • •			
Addr	Register	Reset Value	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
EPSE	L = 1XXX.	XXXXB	Device Registers								
C1 <sub>H</sub>	DCR	000X. 0000B	SPEED	DA	SWR	SUSP	DINIT	RSM	UCLK	PCLK	
C2 <sub>H</sub>	DPWDR	00H	0	0	0	0	0	0	TPWD	RPWD	
C3 <sub>H</sub>	DIER	00 <sub>H</sub>	SE0IE	DAIE	DDIE	SBIE	SEIE	STIE	SUIE	SOFIE	
C4 <sub>H</sub>	DIRR	00H	SE0I	DAI	DDI	SBI	SEI	STI	SUI	SOFI	
C5 <sub>H</sub>	reserved										
C6 <sub>H</sub>	FNRL	хх <sub>Н</sub>	FNR7	FNR6	FNR5	FNR4	FNR3	FNR2	FNR1	FNR0	
C7 <sub>H</sub>	FNRH	0000. 0XXX <sub>B</sub>	0	0	0	0	0	FNR10	FNR9	FNR8	
EPSE	L = 0XXX.	X000B	Endpoint 0 Registers								
C1 <sub>H</sub>	EPBC0	00 <sub>H</sub>	STALL0	0	0	GEPIE0	SOFDE0	INCE0	0	DBM0	
C2 <sub>H</sub>	EPBS0	20 <sub>H</sub>	UBF0	CBF0	DIR0	ESP0	SETRD0	SETWR0	CLREP0	DONE0	
C3 <sub>H</sub>	EPIE0	00H	AIE0	NAIE0	RLEIE0	_	DNRIE0	NODIE0	EODIE0	SODIE0	
C4 <sub>H</sub>	EPIR0	11 <sub>H</sub>	ACK0	NACK0	RLE0	_	DNR0	NOD0	EOD0	SOD0	
C5 <sub>H</sub>	EPBA0	00H	PAGE0	0	0	0	A06	A05	A04	A03	
C6 <sub>H</sub>	EPLEN0	0XXX. XXXX <sub>B</sub>	0	L06	L05	L04	L03	L02	L01	L00	
C7 <sub>H</sub>	reserved										
EPSE	L = 0XXX.	X001 <sub>B</sub>	Endpoi	nt 1 Regi	sters						
C <sub>1</sub> H	EPBC1	00H	STALL1	0	0	GEPIE1	SOFDE1	INCE1	0	DBM1	
C2 <sub>H</sub>	EPBS1	20 <sub>H</sub>	UBF1	CBF1	DIR1	ESP1	SETRD1	SETWR1	CLREP1	DONE1	
C3 <sub>H</sub>	EPIE1	00H	AIE1	NAIE1	RLEIE1	_	DNRIE1	NODIE1	EODIE1	SODIE1	
C4 <sub>H</sub>	EPIR1	10 <sub>H</sub>	ACK1	NACK1	RLE1	_	DNR1	NOD1	EOD1	SOD1	
C5 <sub>H</sub>	EPBA1	00H	PAGE1	0	0	0	A16	A15	A14	A13	
C6 <sub>H</sub>	EPLEN1	0XXX. XXXX <sub>B</sub>	0	L16	L15	L14	L13	L12	L11	L10	
C7 <sub>H</sub>	reserved										

Table 5 Contents of the USB Device and Endpoint Registers (Addr.  $C1_H$  to  $C7_H$ ) (cont'd)

				•	•	•	• • • • • • • • • • • • • • • • • • • •	11/ \	•			
Addr	Register	Reset Value	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
EPSE	L = 0XXX.	X010 <sub>B</sub>	Endpoint 2 Registers									
C1 <sub>H</sub>	EPBC2	00 <sub>H</sub>	STALL2	0	0	GEPIE2	SOFDE2	INCE2	0	DBM2		
C2 <sub>H</sub>	EPBS2	20 <sub>H</sub>	UBF2	CBF2	DIR2	ESP2	SETRD2	SETWR2	CLREP2	DONE2		
C3 <sub>H</sub>	EPIE2	00H	AIE2	NAIE2	RLEIE2	_	DNRIE2	NODIE2	EODIE2	SODIE2		
C4 <sub>H</sub>	EPIR2	10 <sub>H</sub>	ACK2	NACK2	RLE2	_	DNR2	NOD2	EOD2	SOD2		
C5 <sub>H</sub>	EPBA2	00 <sub>H</sub>	PAGE2	0	0	0	A62	A52	A42	A32		
C6 <sub>H</sub>	EPLEN2	0XXX. XXXX <sub>B</sub>	0	L62	L52	L42	L32	L22	L12	L02		
C7 <sub>H</sub>	reserved	1				1		1				
EPSE	L = 0XXX.	X011 <sub>B</sub>	Endpoi	Endpoint 3 Registers								
C1 <sub>H</sub>	EPBC3	00H	STALL3	0	0	GEPIE3	SOFDE3	INCE3	0	DBM3		
C2 <sub>H</sub>	EPBS3	20 <sub>H</sub>	UBF3	CBF3	DIR3	ESP3	SETRD3	SETWR3	CLREP3	DONE3		
C3 <sub>H</sub>	EPIE3	00H	AIE3	NAIE3	RLEIE3	_	DNRIE3	NODIE3	EODIE3	SODIE3		
C4 <sub>H</sub>	EPIR3	10 <sub>H</sub>	ACK3	NACK3	RLE3	_	DNR3	NOD3	EOD3	SOD3		
C5 <sub>H</sub>	EPBA3	00H	PAGE3	0	0	0	A63	A52	A43	A33		
C6 <sub>H</sub>	EPLEN3	0XXX. XXXX <sub>B</sub>	0	L63	L53	L43	L33	L23	L13	L03		
C7 <sub>H</sub>	reserved	!	1	1		1	1	I	1			
EPSE	L = 0XXX.	X100 <sub>B</sub>	Endpoi	nt 4 Regi	sters							
C1 <sub>H</sub>	EPBC4	00H	STALL4	0	0	GEPIE4	SOFDE4	INCE4	0	DBM4		
C2 <sub>H</sub>	EPBS4	20 <sub>H</sub>	UBF4	CBF4	DIR4	ESP4	SETRD4	SETWR4	CLREP4	DONE4		
C3 <sub>H</sub>	EPIE4	00 <sub>H</sub>	AIE4	NAIE4	RLEIE4	_	DNRIE4	NODIE4	EODIE4	SODIE4		
C4 <sub>H</sub>	EPIR4	10 <sub>H</sub>	ACK4	NACK4	RLE4	-4	DNR4	NOD4	EOD4	SOD4		
C5 <sub>H</sub>	EPBA4	00 <sub>H</sub>	PAGE4	0	0	0	A64	A54	A44	A34		
C6 <sub>H</sub>	EPLEN4	0XXX. XXXX <sub>B</sub>	0	L64	L54	L44	L34	L24	L14	L04		
C7 <sub>H</sub>	reserved	1				1		1		1		

#### **Digital I/O Ports**

The C540U/C541U in the P-SDIP-52 package has four 8-bit I/O ports. In the P-LCC-44 package port 1 is a 6-bit I/O port only. Port 0 is an open-drain bidirectional I/O port, while ports 1 to 3 are quasi-bidirectional I/O ports with internal pullup resistors. That means, when configured as inputs, ports 1 to 3 will be pulled high and will source current when externally pulled low. Port 0 will float when configured as input.

The output drivers of port 0 and 2 and the input buffers of port 0 are also used for accessing external memory. In this application, port 0 outputs the low byte of the external memory address, time multiplexed with the byte being written or read. Port 2 outputs the high byte of the external memory address when the address is 16 bits wide. Otherwise, the port 2 pins continue emitting the P2 SFR contents. In this function, port 0 is not an open-drain port, but uses a strong internal pullup FET.

Two port lines of port 1 (P1.0/LED0, P1.1/LED1) and one port line of port 3 (P3.0/LED2) have the capability of driving external LEDs in the output low state.

#### Timer / Counter 0 and 1

Timer/Counter 0 and 1 can be used in four operating modes as listed in table 6:

Table 6
Timer/Counter 0 and 1 Operating Modes

Mode	Description	TMOD Inpu			ut Clock		
		M1	МО	internal	external (max)		
0	8-bit timer/counter with a divide-by-32 prescaler	0	0	f <sub>OSC</sub> /6x32	f <sub>osc</sub> /12x32		
1	16-bit timer/counter	1	1		f //2		
2	8-bit timer/counter with 8-bit autoreload	1	0	f <sub>osc</sub> /6			
3	Timer/counter 0 used as one 8-bit timer/counter and one 8-bit timer Timer 1 stops	1	1		f <sub>osc</sub> /12		

In the "timer" function ( $C/\overline{T}$  = '0') the register is incremented every machine cycle. Therefore the count rate is  $f_{OSC}/6$ .

In the "counter" function the register is incremented in response to a 1-to-0 transition at its corresponding external input pin (P3.4/T0, P3.5/T1). Since it takes two machine cycles to detect a falling edge the max. count rate is  $f_{\rm OSC}/12$ . External inputs  $\overline{\rm INT0}$  and  $\overline{\rm INT1}$  (P3.2, P3.3) can be programmed to function as a gate to facilitate pulse width measurements. **Figure 11** illustrates the input clock logic.




Figure 11
Timer/Counter 0 and 1 Input Clock Logic

#### SSC Interface (C541U only)

The C541U microcontroller provides a Synchronous Serial Channel unit, the SSC. This interface is compatible to the popular SPI serial bus interface. **Figure 12** shows the block diagram of the SSC. The central element of the SSC is an 8-bit shift register. The input and the output of this shift register are each connected via a control logic to the pin P1.3 / SRI (SSC Receiver In) and P1.4 / STO (SSC Transmitter Out). This shift register can be written to (SFR STB) and can be read through the Receive Buffer Register SRB.




Figure 12 SSC Block Diagram

The SSC has implemented a clock control circuit, which can generate the clock via a baud rate generator in the master mode, or receive the transfer clock in the slave mode. The clock signal is fully programmable for clock polarity and phase. The pin used for the clock signal is P1.2/ SCLK. When operating in slave mode, a slave select input is provided which enables the SSC interface and also will control the transmitter output. The pin used for this is P1.5 / SLS.

The SSC control block is responsible for controlling the different modes and operation of the SSC, checking the status, and generating the respective status and interrupt signals.

#### **USB Module**

The USB module in the C540U/C541U handles all transactions between the serial USB bus and the internal (parallel) bus of the microcontroller. The USB module includes several units which are required to support data handling with the USB bus: the on-chip USB bus transceiver, the USB memory with two pages of 128 bytes each, the memory management unit (MMU) for USB and CPU memory access control, the UDC device core for USB protocol handling, the microcontroller interface with the USB specific special function registers and the interrupt control logic. A clock generation unit provides the clock signal for the USB module for full speed and low speed USB operation. **Figure 13** shows the block diagram of the functional units of the USB module with their interfaces.




Figure 13 USB Module Block Diagram

#### **USB** Registers

Two different kinds of registers are implemented in the USB module. The global registers (GEPIR, EPSEL, ADROFF, USBVAL) describe the basic functionality of the complete USB module and can be accessed via unique SFR addresses. For reduction of the number of SFR addresses which are needed to control the USB module inside the C540U/C541U, device registers and endpoint registers are mapped into an SFR address block of seven SFR addresses (C1<sub>H</sub> to C7<sub>H</sub>). The endpoint specific functionality of the USB module is controlled via the device registers DCR, DPWDR, DIER, DIRR and the frame number registers. An endpoint register set is available for each endpoint (n=0..4) and describes the functionality of the selected endpoint. **Figure 14** explains the structure of the USB module registers.




Figure 14
Register Structure of the USB Module

#### **Interrupt System**

The C541U provides seven (C540U: six) interrupt sources with two priority levels. Five interrupts can be generated by the on-chip peripherals (timer 0, timer 1, SSC interface, and USB module), and two interrupts may be triggered externally (P3.2/INTO and P3.3/INT1).

**Figure 15** to **17** give a general overview of the interrupt sources and illustrate the request and control flags which are described in the next sections.




Figure 15
Interrupt Request Sources (Part 1)




Figure 16 Interrupt Request Sources (Part 2)




Figure 17
Interrupt Request Sources (Part 3)

Table 7
Interrupt Source and Vectors

Interrupt Source	Interrupt Vector Address	Interrupt Request Flags (SFRs)
External Interrupt 0	0003 <sub>H</sub>	IE0
Timer 0 Overflow	000B <sub>H</sub>	TF0
External Interrupt 1	0013 <sub>H</sub>	IE1
Timer 1 Overflow	001B <sub>H</sub>	TF1
SSC Interrupt (C541U only)	0043 <sub>H</sub>	TC, WCOL
USB Endpoint Interrupt	004B <sub>H</sub>	in SFRs EPIR0-4 and GEIPR
USB Device Interrupt	0053 <sub>H</sub>	in SFRs DIRR
Wake-up from power down	007B <sub>H</sub>	-

#### **Fail Save Mechanisms**

The C540U/C541U offers enhanced fail safe mechanisms, which allow an automatic recovery from software upset or hardware failure :

- a programmable watchdog timer (WDT), with variable time-out period from 256  $\mu$ s up to approx. 0.55  $\mu$ s at 12 MHz. The WDT is not available in the C540U.
- an oscillator watchdog (OWD) which monitors the on-chip oscillator and forces the microcontroller into reset state in case the on-chip oscillator fails; it also provides the clock for a fast internal reset after power-on.

The watchdog timer in the C517A is a 15-bit timer, which is incremented by a count rate of  $f_{\rm OSC}/12$  or  $f_{\rm OSC}/192$ . The system clock of the C517A is divided by two prescalers, a divide-by-two and a divide-by-16 prescaler which are selected by bit WDTPSEL (WDTREL.7). For programming of the watchdog timer overflow rate, the upper 7 bit of the watchdog timer can be written. **Figure 8-18** shows the block diagram of the watchdog timer unit.




Figure 18 Block Diagram of the Watchdog Timer

The watchdog timer can be started by software (bit SWDT) but it cannot be stopped during active mode of the C541U. If the software fails to refresh the running watchdog timer an internal reset will be initiated on watchdog timer overflow. For refreshing of the watchdog timer the content of the SFR WDTREL is transfered to the upper 7-bit of the watchdog timer. The refresh sequence consists of two consequtive instructions which set the bits WDT and SWDT each. The reset cause (external reset or reset caused by the watchdog) can be examined by software (flag WDTS). It must be noted, however, that the watchdog timer is halted during the idle mode and power down mode of the processor.

#### **Oscillator Watchdog**

The oscillator watchdog unit serves for three functions:

- Monitoring of the on-chip oscillator's function
  - The watchdog supervises the on-chip oscillator's frequency; if it is lower than the frequency of the auxiliary RC oscillator in the watchdog unit, the internal clock is supplied by the RC oscillator and the device is brought into reset; if the failure condition disappears (i.e. the on-chip oscillator has a higher frequency than the RC oscillator), the part executes a final reset phase of typ. 1 ms in order to allow the oscillator to stabilize; then the oscillator watchdog reset is released and the part starts program execution again.
- Fast internal reset after power-on
   The oscillator watchdog unit provides a clock supply for the reset before the on-chip oscillator has started. The oscillator watchdog unit also works identically to the monitoring function.
- Control of external wake-up from software power-down mode (description see chapter 9) When the power-down mode is left by a low level at the INTO pin or by the USB, the oscillator watchdog unit assures that the microcontroller resumes operation (execution of the power-down wake-up interrupt) with the nominal clock rate. In the power-down mode the RC oscillator and the on-chip oscillator are stopped. Both oscillators are started again when power-down mode is released. When the on-chip oscillator has a higher frequency than the RC oscillator, the microcontroller starts operation after a final delay of typ. 1 ms in order to allow the on-chip oscillator to stabilize.




Figure 19
Functional Block Diagram of the Oscillator Watchdog

### **Power Saving Modes**

The C540U/C541U provides two basic power saving modes, the idle mode and the power down mode.

### - Idle mode

In the idle mode the main oscillator of the C540U/C541U continues to run, but the CPU is gated off from the clock signal. However, the interrupt system, the SSC (C541U only), the USB module, and the timers with the exception of the watchdog timer (C541U only) are further provided with the clock. The CPU status is preserved in its entirety: the stack pointer, program counter, program status word, accumulator, and all other registers maintain their data during idle mode. The idle mode can be terminated by activating any enabled interrupt. or by a hardware reset.

### - Power down mode

In the power down mode, the RC oscillator and the on-chip oscillator which operates with the XTAL pins is stopped. Therefore, all functions of the microcontroller are stopped and only the contents of the on-chip RAM, XRAM and the SFR's are maintained. The power down mode can be left either by an active reset signal or by a low signal at the P3.2/\overline{INTO} pin or any activity on the USB bus. Using reset to leave power down mode puts the microcontroller with its SFRs into the reset state. Using the \overline{INTO} pin or USB bus for power down mode exit maintains the state of the SFRs, which has been frozen when power down mode is entered.

In the power down mode of operation,  $V_{\rm CC}$  can be reduced to minimize power consumption. It must be ensured, however, that  $V_{\rm CC}$  is not reduced before the power down mode is invoked, and that  $V_{\rm CC}$  is restored to its normal operating level, before the power down mode is terminated. **Table 8** gives a general overview of the entry and exit procedures of the power saving modes.

Table 8
Power Saving Modes Overview

Mode	Entering 2-Instruction Example	Leaving by	Remarks
Idle mode	ORL PCON, #01H ORL PCON, #20H	Ocurrence of an interrupt from a peripheral unit	CPU clock is stopped; CPU maintains their data; peripheral units are active (if
		Hardware Reset	enabled) and provided with clock
Power Down Mode	ORL PCON, #02H	Hardware Reset	Oscillator is stopped;
	ORL PCON, #40H	Short low pulse at pin P3.2/INTO or activity on the USB bus	contents of on-chip RAM and SFR's are maintained;

### **OTP Memory Operation**

The C540U/C541U contains a 8k byte one-time programmable (OTP) program memory (C540U : 4k byte). With the C540U/C541U fast programming cycles are achieved (1 byte in 100  $\mu$ sec). Also several levels of OTP memory protection can be selected.

For programming of the device, the C540U/C541U must be put into the programming mode. This typically is done not in-system but in a special programming hardware. In the programming mode the C540U/C541U operates as a slave device similar as an EPROM standalone memory device and must be controlled with address/data information, control lines, and an external 11.5V programming voltage. **Figure 20** shows the pins of the C504-2E which are required for controlling of the OTP programming mode.




Figure 20 Programming Mode Configuration

### Pin Configuration in Programming Mode




Figure 21
P-LCC-44 Pin Configuration of the C540U/C541U in Programming Mode (Top View)




Figure 22 P-SDIP-52 Pin Configuration of the C540U/C541U in Programming Mode (Top View)

# **SIEMENS**

The following **table 9** contains the functional description of all C517A-2E pins which are required for OTP memory programming.

Table 9
Pin Definitions and Functions in Programming Mode

Symbol	Pin No	umbers	I/O*)	Function						
	P-LCC-44	P-SDIP-52	1							
RESET	10	12	I		Reset This input must be at static "1" (active) level during the whole programming mode.					
PMSEL0 PMSEL1	11 13	13 16	1	Programming mode selection pins These pins are used to select the different access modes in programming mode. PMSEL1,0 must sat a setup time to the rising edge of PALE. When the logic level of PMSEL1,0 is changed, PALE must be low level.						
				PMSEL 1	PMSEL 0	Access Mode				
				0	0	Reserved				
				0	1	Read version bytes				
				1	0	Program/read lock bits				
				1	1	Program/read OTP memory byte				
PSEL	14	17	I	Basic programming mode select This input is used for the basic programming mode selection and must be switched according figure 10-23.						
PRD	15	18	I	This input	Programming mode read strobe  This input is used for read access control for OTP memory read, version byte read, and lock bit read					
PALE	16	19	I	Programming mode address latch enable PALE is used to latch the high address lines. The high address lines must satisfy a setup and hold time to/ from the falling edge of PALE. PALE must be at low level whenever the logic level of PMSEL1,0 is changed.						
XTAL2	20	23	0	XTAL2 Output of	the inverti	ng oscillator amplifier.				

<sup>\*) | =</sup> Input

O = Output

Table 9
Pin Definitions and Functions in Programming Mode (cont'd)

Symbol	Pin N	umbers	I/O*)	Function
	P-LCC-44	P-SDIP-52		
XTAL1	21	24	1	XTAL1 Input to the oscillator amplifier.
A0/A8 - A7	24 - 31	28 - 35	I	Address lines P2.0-7 are used as multiplexed address input lines A0-A7 and A8-A12. A8-A12 must be latched with PALE. Address A12 is required only for the C541U.
PSEN	32	38	I	Program store enable This input must be at static "0" level during the whole programming mode.
PROG	33	39	I	Programming mode write strobe This input is used in programming mode as a write strobe for OTP memory program and lock bit write operations During basic programming mode selection a low level must be applied to PROG.
EA/V <sub>PP</sub>	35	42	I	External Access / Programming voltage This pin must be at 11.5 V (V <sub>PP</sub> ) voltage level during programming of an OTP memory byte or lock bit. During an OTP memory read operation this pin must be at high level (V <sub>IH</sub> ). This pin is also used for basic programming mode selection. At basic programming mode selection a low level must be applied to EA/V <sub>PP</sub> .
D0 - 7	43 - 38	50 - 43	I/O	Data lines 0-7 During programming mode, data bytes are read or written from or to the C540U/C541U via the bidirectional D0-7 lines which are located at port 0.
$\overline{V_{ t SS}}$	9, 22	11, 25	_	Circuit ground potential must be applied to these pins in programming mode.
$\overline{V_{ t CC}}$	8, 23	10, 26	_	Power supply terminal must be applied to these pins in programming mode.
N.C.	1, 12,, 34, 44	1 - 9, 14, 15, 27, 36, 37, 40, 41, 52	_	Not Connected These pins should not be connected in programming mode.
GND	17 - 19	20 - 22	I	Ground pins In programming mode these pins must be connected to $V_{\rm IL}$ level.

<sup>\*)</sup> I = Input O = Output

## **Basic Programming Mode Selection**

The basic programming mode selection scheme is shown in figure 23.




Figure 23
Basic Programming Mode Selection

Table 10
Access Modes Selection

Acces Made	EA/	DDOO	<u> </u>	PMSEL		Address	Data
Access Mode	V <sub>PP</sub>	PROG	PRD	1	0	(Port 2)	(Port 0)
Program OTP memory byte	$V_{PP}$	Т	Н	Н	Н	A0-7	D0-7
Read OTP memory byte	V <sub>IH</sub>	Н	Ъ			A8-15	
Program OTP lock bits	$V_{PP}$	Т	Н	Н	L	_	D1,D0 see
Read OTP lock bits	V <sub>IH</sub>	Н	Т				table 11
Read OTP version byte	V <sub>IH</sub>	Н	T	L	Н	Byte addr. of sign. byte	D0-7

## Lock Bits Programming / Read

The C540U/C541U has two programmable lock bits which, when programmed according **table 11**, provide four levels of protection for the on-chip OTP code memory. The state of the lock bits can also be read.

Table 11 Lock Bit Protection Types

Lock Bits at D1,D0		Protection	Protection Type
D1	D0	Level	
1	1	Level 0	The OTP lock feature is disabled. During normal operation of the C540U/C541U, the state of the $\overline{\text{EA}}$ pin is not latched on reset.
1	0	Level 1	During normal operation of the C540U/C541U, MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory. EA is sampled and latched on reset. An OTP memory read operation is only possible using the OTP verification mode for protection level 1. Further programming of the OTP memory is disabled (reprogramming security).
0	1	Level 2	Same as level 1, but also OTP memory read operation using OTP verification mode is disabled.
0	0	Level 3	Same as level 2; but additionally external code execution by setting EA=low during normal operation of the C540U/C541U is no more possible.  External code execution, which is initiated by an internal program (e.g. by an internal jump instruction above the ROM boundary), is still possible.

### **Absolute Maximum Ratings**

Ambient temperature under bias $(T_A)$	0 to 70 °C
Storage temperature $(T_{stg})$	- 65 °C to 150 °C
Voltage on $V_{\rm CC}$ pins with respect to ground ( $V_{\rm SS}$ )	-0.5 V to $6.5$ V
Voltage on any pin with respect to ground $(V_{SS})$	– 0.5 V to $V_{\rm CC}$ +0.5 V
Input current on any pin during overload condition	- 10 mA to 10 mA
Absolute sum of all input currents during overload condition	I 100 mA I
Power dissipation	TBD

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ( $V_{IN} > V_{CC}$  or  $V_{IN} < V_{SS}$ ) the Voltage on  $V_{CC}$  pins with respect to ground ( $V_{SS}$ ) must not exceed the values defined by the absolute maximum ratings.

## **DC Characteristics**

 $V_{\rm CC}$  = 4.0V to 5.5V (5V +10%, -20%);  $V_{\rm SS}$  = 0 V  $$T_{\rm A}$$  = 0 to 70 °C

Parameter	Symbol	Limit	Values	Unit	Test Condition	
		min.	max.			
Input low voltage (except $\overline{EA}$ , RESET)	$V_{IL}$	- 0.5	0.2 V <sub>CC</sub> - 0.1	V	-	
Input low voltage (EA)	$V_{IL1}$	- 0.5	0.2 V <sub>CC</sub> - 0.3	V	_	
Input low voltage (RESET)	$V_{IL2}$	- 0.5	0.2 V <sub>CC</sub> + 0.1	V	_	
Input high voltage (except XTAL1, RESET)	$V_{IH}$	0.2 V <sub>CC</sub> + 0.9	$V_{\rm CC}$ + 0.5	V	_	
Input high voltage to XTAL1	$V_{IH1}$	0.7 V <sub>CC</sub>	$V_{\rm CC}$ + 0.5	V	-	
Input high voltage to RESET	$V_{IH2}$	0.6 V <sub>CC</sub>	$V_{\rm CC}$ + 0.5	V	_	
Output low voltage Ports 1, 2, 3 P1.0, P1.1, P3.0	$V_{OL}$		0.45 0.45	V	$I_{\rm OL}$ = 1.6 mA <sup>1)</sup> $I_{\rm OL}$ = 10 mA <sup>1)</sup>	
Output low voltage (port 0, ALE, PSEN)	$V_{OL1}$	_	0.45	V	$I_{\rm OL}$ = 3.2 mA <sup>1)</sup>	
Output high voltage (ports 1, 2, 3)	$V_{OH}$	2.4 0.9 V <sub>CC</sub>		V	$I_{OH} = -80 \mu A,$ $I_{OH} = -10 \mu A$	
Output high voltage (port 0 in external bus mode, ALE, PSEN)	$V_{OH2}$	2.4 0.9 V <sub>CC</sub>		V	$I_{OH} = -800 \mu\text{A}$ $I_{OH} = -80 \mu\text{A}^{2}$	
Logic 0 input current (ports 1, 2, 3)	$I_{IL}$	- 10	- 50	μΑ	$V_{\rm IN} = 0.45 \ { m V}$	
Logical 1-to-0 transition current (ports 1, 2, 3)	$I_{TL}$	<b>- 65</b>	<b>- 650</b>	μА	<i>V</i> <sub>IN</sub> = 2 V	
Input leakage current (port 0, EA)	$I_{LI}$	_	± 1	μΑ	$0.45 < V_{\rm IN} < V_{\rm CC}$	
Pin capacitance	$C_{IO}$	_	10	pF	$f_{\rm c}$ = 1 MHz, $T_{\rm A}$ = 25 °C <sup>7)</sup>	
Overload current	$I_{OV}$	_	± 5	mA	6) 7)	
Programming voltage	$V_{\sf PP}$	10.9	12.1	V	11.5 V ± 5%	

Notes see next page

### **Power Supply Current**

Parameter		Symbol	Limit Values		Unit	Test Condition
			typ. <sup>8)</sup>	max. 9)		
Active mode	12 MHz	$I_{CC}$	15	TBD	mA	4)
Idle mode	12 MHz	$I_{\mathtt{CC}}$	TBD	TBD	mA	5)
Power-down mode	•	$I_{PD}$	TBD	50	μΑ	$V_{\rm CC}$ = 25.5 $V^{3)}$

#### Notes:

- 1) Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the  $V_{\rm OL}$  of ALE and port 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100 pF), the noise pulse on ALE line may exceed 0.8 V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- 2) Capacitive loading on ports 0 and 2 may cause the  $V_{\rm OH}$  on ALE and  $\overline{\rm PSEN}$  to momentarily fall below the 0.9  $V_{\rm CC}$  specification when the address lines are stabilizing.
- 3)  $I_{\rm PD}$  (power-down mode) is measured under following conditions:  $\overline{\rm EA} = {\rm Port} \ 0 = V_{\rm CC}$ ; XTAL2 = N.C.; XTAL1 =  $V_{\rm SS}$ ; RESET =  $V_{\rm SS}$ ; all other pins are disconnected. the USB transceiver is switched off;
- 4)  $I_{\rm CC}$  (active mode) is measured with: XTAL1 driven with  $t_{\rm CLCH}$ ,  $t_{\rm CHCL}$  = 5 ns ,  $V_{\rm IL}$  =  $V_{\rm SS}$  + 0.5 V,  $V_{\rm IH}$  =  $V_{\rm CC}$  0.5 V; XTAL2 = N.C.;  $\overline{\rm EA}$  = RESET = Port 0 = Port 1 =  $V_{\rm CC}$ ; all other pins are disconnected.  $I_{\rm CC}$  would be slightly higher if a crystal oscillator is used (appr. 1 mA).
- 5)  $I_{\rm CC}$  (idle mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL1 driven with  $t_{\rm CLCH}$ ,  $t_{\rm CHCL}$  = 5 ns,  $V_{\rm IL}$  =  $V_{\rm SS}$  + 0.5 V,  $V_{\rm IH}$  =  $V_{\rm CC}$  0.5 V; XTAL2 = N.C.;  $\overline{\rm EA}$  = RESET =  $V_{\rm SS}$ ; Port 0 =  $V_{\rm CC}$ ; all other pins are disconnected;
- 6) Overload conditions occur if the standard operating conditions are exceeded, ie. the voltage on any pin exceeds the specified range (i.e.  $V_{\rm OV} > V_{\rm CC} + 0.5$  V or  $V_{\rm OV} < V_{\rm SS}$  0.5 V). The supply voltage  $V_{\rm CC}$  and  $V_{\rm SS}$  must remain within the specified limits. The absolute sum of input currents on all port pins may not exceed 50 mA.
- 7) Not 100% tested, guaranteed by design characterization.
- 8) The typical  $I_{\rm CC}$  values are periodically measured at  $T_{\rm A}$  = +25 °C but not 100% tested.
- 9) The maximum  $I_{\rm CC}$  values are measured under worst case conditions ( $T_{\rm A}$  = 0 °C and  $V_{\rm CC}$  = 5.5 V)

### **AC Characteristics**

 $V_{\rm CC}$  = 4.0V to 5.5V (5V +10%, -20%);  $V_{\rm SS}$  = 0 V  $T_{\rm A}$  = 0 to 70 °C

( $C_L$  for port 0, ALE and  $\overline{\text{PSEN}}$  outputs = 100 pF;  $C_L$  for all other outputs = 80 pF)

## **Program Memory Characteristics**

Parameter	Symbol	Limit Values				
		10-MHz clock Duty Cycle 0.4 to 0.6		Variable Clock 1/CLP = 2 MHz to 12 MHz **)		
		min.	max.	min.	max.	-
ALE pulse width	$t_{LHLL}$	43	_	CLP - 40	_	ns
Address setup to ALE	t <sub>AVLL</sub>	13	_	TCL <sub>Hmin</sub> -20	_	ns
Address hold after ALE	$t_{LLAX}$	13	_	TCL <sub>Hmin</sub> -20	_	ns
ALE to valid instruction in	$t_{LLIV}$	_	80	_	2 CLP - 87	ns
ALE to PSEN	$t_{LLPL}$	13	_	TCL <sub>Lmin</sub> -20	_	ns
PSEN pulse width	$t_{PLPH}$	86	_	CLP+ TCL <sub>Hmin</sub> -30	_	ns
PSEN to valid instruction in	$t_{PLIV}$	_	51	_	CLP+ TCL <sub>Hmin</sub> - 65	ns
Input instruction hold after PSEN	$t_{PXIX}$	0	_	0	_	ns
Input instruction float after PSEN	t <sub>PXIZ</sub> *)	_	23	_	TCL <sub>Lmin</sub> -10	ns
Address valid after PSEN	t <sub>PXAV</sub> *)	28	_	TCL <sub>Lmin</sub> - 5	_	ns
Address to valid instruction in	t <sub>AVIV</sub>	_	140	_	2 CLP + TCL <sub>Hmin</sub> -60	ns
Address float to PSEN	$t_{\sf AZPL}$	0		0	_	ns

<sup>\*)</sup> Interfacing the C540U/C541U to devices with float times up to 28 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

For correct function of the USB module the C540U/C541U must operate with 12 MHz external clock. The microcontroller (except the USB module) operates down to 2 MHz.

## AC Characteristics (cont'd)

## **External Data Memory Characteristics**

Parameter	Symbol	Limit Values					
		10-MHz clock Duty Cycle 0.4 to 0.6		Variabl 1/CLP= 2 Mi			
		min.	max.	min.	max.		
RD pulse width	$t_{RLRH}$	180	-	3 CLP - 70	_	ns	
WR pulse width	t <sub>WLWH</sub>	180	_	3 CLP - 70	_	ns	
Address hold after ALE	t <sub>LLAX2</sub>	56	-	CLP - 27	_	ns	
RD to valid data in	$t_{RLDV}$	_	110	_	2 CLP+ TCL <sub>Hmin</sub> - 90	ns	
Data hold after RD	$t_{RHDX}$	0		0	_	ns	
Data float after RD	$t_{RHDZ}$	_	63	_	CLP - 20	ns	
ALE to valid data in	$t_{LLDV}$	_	200	_	4 CLP - 133	ns	
Address to valid data in	$t_{AVDV}$	_	211	_	4 CLP + TCL <sub>Hmin</sub> -155	ns	
ALE to WR or RD	$t_{LLWL}$	66	166	CLP + TCL <sub>Lmin</sub> - 50	CLP+ TCL <sub>Lmin</sub> + 50	ns	
Address valid to WR	t <sub>AVWL</sub>	70	_	2 CLP - 97	_	ns	
WR or RD high to ALE high	$t_{WHLH}$	8	58	TCL <sub>Hmin</sub> - 25	TCL <sub>Hmin</sub> + 25	ns	
Data valid to WR transition	$t_{QVWX}$	8	_	TCL <sub>Lmin</sub> - 25	_	ns	
Data setup before WR	$t_{QVWH}$	163	_	3 CLP + TCL <sub>Lmin</sub> - 120	_	ns	
Data hold after WR	$t_{WHQX}$	8	_	TCL <sub>Hmin</sub> - 25	_	ns	
Address float after RD	$t_{RLAZ}$	_	0	_	0	ns	

## AC Characteristics (cont'd)

## **External Clock Drive Characteristics**

Parameter	Symbol		ck = 12 MHz cle 0.4 to 0.6	Variable ( 1/CLP = 2	Unit	
		min.	max.	min.	max.	1
Oscillator period	CLP	83.3	83.3	83.3	500	ns
High time	TCL <sub>H</sub>	33	_	33	CLP-TCL <sub>L</sub>	ns
Low time	TCL	33	_	33	CLP-TCL <sub>H</sub>	ns
Rise time	$t_{R}$	_	12	_	12	ns
Fall time	$t_{F}$	_	12	_	12	ns
Oscillator duty cycle	DC	0.4	0.6	33 / CLP	1 - 33 / CLP	_
Clock cycle	TCL	33	50	CLP * DC <sub>min</sub>	CLP * DC <sub>max</sub>	ns

## **SSC Interface Characteristics**

Parameter	Symbol		Unit	
		min.	max.	
Clock Cycle Time : Master Mode	$t_{SCLK}$	667	_	ns
Slave Mode	$t_{SCLK}$	667	_	ns
Clock high time	$t_{SCH}$	300	_	ns
Clock low time	$t_{SCL}$	300	_	ns
Data output delay	$t_{D}$	_	100	ns
Data output hold	t <sub>HO</sub>	0	_	ns
Data input setup	$t_{\rm S}$	100	_	ns
Data input hold	$t_{HI}$	50	_	ns
TC bit set delay	$t_{DTC}$	_	8 CLP	ns
SLS low to first SCLK clock edge	$t_{\rm SC}$	2 t <sub>CLCL</sub>	_	ns
Last SCLK clock edge to SLS high	$t_{\text{CS}}$	$t_{CLCL}$	_	ns
SLS low to STO active	$t_{TS}$	0	100	ns
SLS high to STO tristate	$t_{ST}$	_	100	ns
Data output delay (already defined)	$t_{D}$	_	100	ns




Figure 24 Program Memory Read Cycle




Figure 25
Data Memory Read Cycle




Figure 26
Data Memory Write Cycle





Figure 27
External Clock Drive on XTAL1



Notes: Shown is the data/clock relationship for CPOL=CPHA=1. The timing diagram is valid for the other cases accordingly.

In the case of slave mode and CPHA=0, the output delay for the MSB applies to the falling edge of SLS (if transmitter is enabled).

In the case of master mode and CPHA=0, the MSB becomes valid after the data has been written into the shift register, i.e. at least one half SCLK clock cycle before the first clock transition.

Figure 28 SSC Master Mode Timing




Figure 29 SSC Slave Mode Timing

## **AC Characteristics of Programming Mode**

 $V_{\rm CC}$  = 5 V  $\pm$  10 %;  $V_{\rm PP}$  = 11.5 V  $\pm$  5 %;  $T_{\rm A}$  = 25 °C  $\pm$  10 °C

Parameter	Symbol	L	Unit	
		min.	max.	
ALE pulse width	$t_{PAW}$	35	_	ns
PMSEL setup to ALE rising edge	$t_{PMS}$	10	_	
Address setup to ALE, PROG, or PRD falling edge	$t_{PAS}$	10	-	ns
Address hold after ALE, PROG, or PRD falling edge	$t_{PAH}$	10	-	ns
Address, data setup to PROG or PRD	$t_{PCS}$	100	_	ns
Address, data hold after PROG or PRD	$t_{PCH}$	0	_	ns
PMSEL setup to PROG or PRD	$t_{PMS}$	10	_	ns
PMSEL hold after PROG or PRD	$t_{PMH}$	10	_	ns
PROG pulse width	$t_{PWW}$	100	_	μs
PRD pulse width	$t_{PRW}$	100	_	ns
Address to valid data out	$t_{PAD}$	_	75	ns
PRD to valid data out	$t_{PRD}$	_	20	ns
Data hold after PRD	$t_{PDH}$	0	_	ns
Data float after PRD	$t_{PDF}$	_	20	ns
PROG high between two consecutive PROG low pulses	t <sub>PWH1</sub>	1	-	μs
PRD high between two consecutive PRD low pulses	t <sub>PWH2</sub>	100		ns
XTAL clock period	$t_{CLKP}$	83.3	500	ns




Figure 30
Programming Code Byte - Write Cycle Timing




Figure 31 Verify Code Byte - Read Cycle Timing




Figure 32 Lock Bit Access Timing




Figure 33 Version Byte Read Timing

## **OTP Verification Characteristics**

### **OTP Verification Mode for Protection Level 1**

Parameter	Symbol		Unit		
		min.	typ	max.	
ALE pulse width	$t_{AWD}$	_	2 t <sub>CLCL</sub>	_	ns
ALE period	$t_{ACY}$	_	12 t <sub>CLCL</sub>	_	ns
Data valid after ALE	$t_{DVA}$	_	_	4 t <sub>CLCL</sub>	ns
Data stable after ALE	$t_{DSA}$	8 t <sub>CLCL</sub>	_	_	ns
P3.5 setup to ALE low	t <sub>AS</sub>	_	$t_{CLCL}$	_	ns
Oscillator frequency	1/t <sub>CLCL</sub>	4	_	6	MHz




Figure 34
OTP Verification Mode for Protection Level 1

# **SIEMENS**

### **USB Transceiver Characteristics**


 $V_{\rm CC}$  = 4.0V to 5.5V (5V +10%, -20%);  $V_{\rm SS}$  = 0 V  $T_{\rm A}$  = 0 to 70 °C

Parameter	Symbol Limit Values		it Values	Unit	Test Condition	
		min.	max.			
Output impedance (high state)	$R_{DH}$	28	43	Ω	1)	
Output impedance (low state)	$R_{DL}$	28	51	Ω		
Input leakage current	$I_1$	_	± 5	μΑ	$V_{IN} = V_{SS} \ or \ V_{CC}$	
Tristate output off-state current	$I_{OZ}$	_	± 10	μΑ	$V_{\rm OUT} = V_{\rm SS} \text{ or } V_{\rm CC}^{-1}$	
Crossover point	$V_{CR}$	1.3	2.0	V	2)	

#### Notes:


- 1) This value includes an external resistor of  $30\Omega \pm 1\%$  (see "Load for D+/D-" diagram for testing details)
- 2) The crossover point is in the range of 1.3V to 2.0V for the high speed mode with a 50pF capacitance. In the low-speed mode with a 100pF or greater capacitance, the crossover point is in the range of 1.3V to 2.0V.

Parameter	Symbol		Unit	
		min.	max.	
High speed mode rise time	$t_{\sf FR}$	4	20	ns
High speed mode fall time	$t_{\sf FF}$	4	20	ns
Low speed mode rise time	$t_{LR}$	75	300	ns
Low speed mode fall time	$t_{LF}$	75	300	ns



AC Inputs during testing are driven at  $V_{\rm CC}$  - 0.5 V for a logic '1' and 0.45 V for a logic '0'. Timing measurements are made at  $V_{\rm IHmin}$  for a logic '1' and  $V_{\rm ILmax}$  for a logic '0'.

Figure 35
AC Testing: Input, Output Waveforms



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded  $V_{\rm OH}/V_{\rm OL}$  level occurs.  $I_{\rm OL}/I_{\rm OH} \ge \pm 20$  mA

Figure 36 AC Testing : Float Waveforms




Figure 37 Load for D+/D-




Figure 38
Recommended Oscillator Circuits for Crystal Oscillator




Figure 39 P-LCC-44-1 Package Outline

## **Sorts of Packing**

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"

SMD = Surface Mounted Device

Dimensions in mm




Figure 40 P-SDIP-52-1 Package Outline

### **Sorts of Packing**

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"

Dimensions in mm