

# 256-Bit Nonvolatile CMOS Static RAM



# **FEATURES**

- Single 5V Supply
- Fast RAM Access Times:
  - -200ns
  - -300ns
- Infinite EEPROM to RAM Recall
- CMOS and TTL Compatible I/O
- Power Up/Down Protection
- 100,000 Program/Erase Cycles (E<sup>2</sup>PROM)

- **■** Low CMOS Power Consumption:
  - -Active: 40mA Max.
  - -Standby: 30μA Max.
- **JEDEC Standard Pinouts:** 
  - -18-lead DIP
  - -16-lead SOIC
- 10 Year Data Retention
- Commercial, Industrial and Automotive Temperature Ranges


# **DESCRIPTION**

The CAT22C10 NVRAM is a 256-bit nonvolatile memory organized as 64 words x 4 bits. The high speed Static RAM array is bit for bit backed up by a nonvolatile EEPROM array which allows for easy transfer of data from RAM array to EEPROM (STORE) and from EEPROM to RAM (RECALL). STORE operations are completed in 10ms max. and RECALL operations typically within 1.5µs. The CAT22C10 features unlimited RAM write operations either through external RAM

writes or internal recalls from EEPROM. Internal false store protection circuitry prohibits STORE operations when  $V_{CC}$  is less than 3.0V.

The CAT22C10 is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 100,000 program/erase cycles (EEPROM) and has a data retention of 10 years. The device is available in JEDEC approved 18-lead plastic DIP and 16-lead SOIC packages.


## PIN CONFIGURATION



# PIN FUNCTIONS

Function
Address
Data In/Out
Write Enable
Chip Select
Recall
Store
+5V
Ground
No Connect

# **BLOCK DIAGRAM**



# MODE SELECTION<sup>(1)(2)(3)</sup>

		In	put		
Mode	CS	WE	RECALL	STORE	I/O
Standby	Н	Х	Н	Н	Output High-Z
RAM Read	L	Н	Н	Н	Output Data
RAM Write	L	L	Н	Н	Input Data
(EEPROM→RAM)	Х	Н	L	Н	Output High-Z RECALL
(EEPROM→RAM)	Н	Х	L	Н	Output High-Z RECALL
(RAM→EEPROM)	Х	Н	Н	L	Output High-Z STORE
(RAM→EEPROM)	Н	Х	Н	L	Output High-Z STORE

# POWER-UP TIMING(4)

Symbol	Parameter	Min.	Max.	Units
VCCSR	V <sub>CC</sub> Slew Rate	0.5	0.005	V/ms

#### Note:

- (1) RECALL signal has priority over STORE signal when both are applied at the same time.
- (2) STORE is inhibited when RECALL is active.
- (3) The store operation is inhibited when V<sub>CC</sub> is below ≈ 3.0V.
  (4) This parameter is tested initially and after a design or process change that affects the parameter.

# **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias55°C to +125°C
Storage Temperature –65°C to +150°C
Voltage on Any Pin with Respect to Ground <sup>(2)</sup> 2.0 to +VCC +2.0V
$V_{\text{CC}}$ with Respect to Ground2.0V to +7.0V
Package Power Dissipation Capability (Ta = 25°C)
Lead Soldering Temperature (10 secs) 300°C
Output Short Circuit Current <sup>(3)</sup> 100 mA

# \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

# **RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Min.	Max.	Units	Reference Test Method
N <sub>END</sub> <sup>(1)</sup>	Endurance	100,000		Cycles/Byte	MIL-STD-883, Test Method 1033
T <sub>DR</sub> <sup>(1)</sup>	Data Retention	10		Years	MIL-STD-883, Test Method 1008
V <sub>ZAP</sub> <sup>(1)</sup>	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
I <sub>LTH</sub> <sup>(1)(4)</sup>	Latch-Up	100		mA	JEDEC Standard 17

#### **D.C. OPERATING CHARACTERISTICS**

 $V_{CC}$  = +5V ±10%, unless otherwise specified.

		Limits				
Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
Icc	Current Consumption (Operating)			40	mA	All Inputs = $5.5V$ $T_A = 0$ °C All I/O's Open
I <sub>SB</sub>	Current Consumption (Standby)			30	μΑ	CS = V <sub>CC</sub> All I/O's Open
ILI	Input Current			10	μΑ	$0 \le V_{IN} \le 5.5V$
I <sub>LO</sub>	Output Leakage Current			10	μΑ	$0 \le V_{OUT} \le 5.5V$
V <sub>IH</sub>	High Level Input Voltage	2		Vcc	V	
V <sub>IL</sub>	Low Level Input Voltage	0		0.8	V	
Voн	High Level Output Voltage	2.4			V	I <sub>OH</sub> = -2mA
V <sub>OL</sub>	Low Level Output Voltage			0.4	V	I <sub>OL</sub> = 4.2mA
V <sub>DH</sub>	RAM Data Holding Voltage	1.5		5.5	V	Vcc

# **CAPACITANCE** $T_A = 25^{\circ}C$ , f = 1.0 MHz, $V_{CC} = 5V$

Symbol	Parameter	Max.	Unit	Conditions
C <sub>I/O</sub> <sup>(1)</sup>	Input/Output Capacitance	10	pF	V <sub>I/O</sub> = 0V
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance	6	pF	V <sub>IN</sub> = 0V

#### Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> +0.5V, which may overshoot to V<sub>CC</sub> +2.0V for periods of less than 20 ns.
- (3) Output shorted for no more than one second. No more than one output shorted at a time.
- (4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V<sub>CC</sub> +1V.

# A.C. CHARACTERISTICS, Write Cycle

 $V_{CC}$  = +5V ±10%, unless otherwise specified.

		22C1	0-20	22C1	10-30		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	Conditions
t <sub>WC</sub>	Write Cycle Time	200		300		ns	
t <sub>CW</sub>	CS Write Pulse Width	150		150		ns	
t <sub>AS</sub>	Address Setup Time	50		50		ns	C <sub>L</sub> = 100pF
twp	Write Pulse Width	150		150		ns	+1TTL gate
t <sub>WR</sub>	Write Recovery Time	25		25		ns	V <sub>OH</sub> = 2.2V
t <sub>DW</sub>	Data Valid Time	100		100		ns	V <sub>OL</sub> = 0.65V
t <sub>DH</sub>	Data Hold Time	0		0		ns	V <sub>IH</sub> = 2.2V
t <sub>WZ</sub> (1)	Output Disable Time		100		100	ns	V <sub>IL</sub> = 0.65V
t <sub>OW</sub>	Output Enable Time	0		0		ns	

# A.C. CHARACTERISTICS, Read Cycle

 $V_{CC}$  = +5V ±10%, unless otherwise specified.

		22C10-20		22C10-30			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	Conditions
t <sub>RC</sub>	Read Cycle Time	200		300		ns	C <sub>L</sub> = 100pF
t <sub>AA</sub>	Address Access Time		200		300	ns	+1TTL gate
tco	CS Access Time		200		300	ns	V <sub>OH</sub> = 2.2V
toH	Output Data Hold Time	0		0		ns	V <sub>OL</sub> = 0.65V
t <sub>LZ</sub> <sup>(1)</sup>	CS Enable Time	0		0		ns	V <sub>IH</sub> = 2.2V
t <sub>HZ</sub> (1)	CS Disable Time		100		100	ns	V <sub>IL</sub> = 0.65V

## Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

# A.C. CHARACTERISTICS, Store Cycle

 $V_{CC}$  = +5V ±10%, unless otherwise specified.

		Limits			
Symbol	Parameter	Min.	Max.	Units	Conditions
tstc	Store Time		10	ms	
t <sub>STP</sub>	Store Pulse Width	200		ns	C <sub>L</sub> = 100pF + 1TTL gate
t <sub>STZ</sub> (1)	Store Disable Time		100	ns	$V_{OH} = 2.2V, V_{OL} = 0.65V$
t <sub>OST</sub> <sup>(1)</sup>	Store Enable Time	0		ns	$V_{IH} = 2.2V, V_{IL} = 0.65V$

# A.C. CHARACTERISTICS, Recall Cycle

 $V_{CC}$  = +5V ±10%, unless otherwise specified.

		Limits			
Symbol	Parameter	Min.	Max.	Units	Conditions
t <sub>RCC</sub>	Recall Cycle Time	1.4		μs	
t <sub>RCP</sub>	Recall Pulse Width	300		ns	C <sub>L</sub> = 100pF + 1TTL gate
t <sub>RCZ</sub>	Recall Disable Time		100	ns	$V_{OH} = 2.2V, V_{OL} = 0.65V$
torc	Recall Enable Time	0		ns	$V_{IH} = 2.2V, V_{IL} = 0.65V$
t <sub>ARC</sub>	Recall Data Access Time		1.1	μs	

#### Note

(1) This parameter is tested initially and after a design or process change that affects the parameter.

## **DEVICE OPERATION**

The configuration of the CAT22C10 allows a common address bus to be directly connected to the address inputs. Additionally, the Input/Output (I/O) pins can be directly connected to a common I/O bus if the bus has less than 1 TTL load and 100pF capacitance. If not, the I/O path should be buffered.

When the chip select  $(\overline{CS})$  pin goes low, the device is activated. When CS is forced high, the device goes into the standby mode and consumes very little current. With the nonvolatile functions inhibited, the device operates like a Static RAM. The Write Enable  $(\overline{WE})$  pin selects a write operation when  $\overline{WE}$  is low and a read operation when  $\overline{WE}$  is high. In either of these modes, an array byte (4 bits) can be addressed uniquely by using the address lines  $(A_0-A_5)$ , and that byte will be read or written to through the Input/Output pins  $(I/O_0-I/O_3)$ .

The nonvolatile functions are inhibited by holding the STORE input and the RECALL input high. When the RECALL input is taken low, it initiates a recall operation which transfers the contents of the entire EEPROM

array into the Static RAM. When the STORE input is taken low, it initiates a store operation which transfers the entire Static RAM array contents into the EEPROM array.


## **Standby Mode**

The chip select  $(\overline{CS})$  input controls all of the functions of the CAT22C10. When a high level is supplied to the  $\overline{CS}$  pin, the device goes into the standby mode where the outputs are put into a high impendance state and the power consumption is drastically reduced. With I<sub>SB</sub> less than  $100\mu A$  in standby mode, the designer has the flexibility to use this part in battery operated systems.

#### Read

When the chip is enabled  $(\overline{CS} = low)$ , the nonvolatile functions are inhibited  $(\overline{STORE} = high)$  and  $\overline{RECALL} = high)$ . With the Write Enable  $(\overline{WE})$  pin held high, the data in the Static RAM array may be accessed by selecting an address with input pins  $A_0$ – $A_5$ . This will occur when the outputs are connected to a bus which is loaded by no more than 100pF and 1 TTL gate. If the loading is greater than this, some additional buffering circuitry is recommended.

Figure 1. Read Cycle Timing



#### Write

With the chip enabled and the nonvolatile functions inhibited, the Write Enable ( $\overline{WE}$ ) pin will select the write mode when driven to a low level. In this mode, the address must be supplied for the byte being written. After the set-up time ( $t_{AS}$ ), the input data must be supplied to pins  $I/O_0-I/O_3$ . When these conditions, in-

cluding the write pulse width time ( $t_{WP}$ ) are met, the data will be written to the specified location in the Static RAM. A write function may also be initiated from the standby mode by driving  $\overline{WE}$  low, inhibiting the nonvolatile functions, supplying valid addresses, and then taking  $\overline{CS}$  low and supplying input data.

Figure 2. Write Cycle Timing





Figure 3. Early Write Cycle Timing



#### Recall

At anytime, except during a store operation, taking the  $\overline{RECALL}$  pin low will initiate a recall operation. This is independent of the state of  $\overline{CS}$ ,  $\overline{WE}$ , or  $A_0$ – $A_5$ . After the  $\overline{RECALL}$  pin has been held low for the duration of the Recall Pulse Width ( $t_{RCP}$ ), the recall will continue independent of any other inputs. During the recall, the entire contents of the EEPROM array is transferred to the Static RAM array. The first byte of data may be externally accessed after the recalled data access time from end of recall ( $t_{ARC}$ ) is met. After this, any other byte may be accessed by using the normal read mode.

If the  $\overline{RECALL}$  pin is held low for the entire Recall Cycle time ( $t_{RCC}$ ), the contents of the Static RAM may be immediately accessed by using the normal read mode. A recall operation can be performed an unlimited number of times without affecting the integrity of the data.

The outputs  $I/O_0-I/O_3$  will go into the high impedance state as long as the RECALL signal is held low.

#### Store

At any time, except during a recall operation, taking the STORE pin low will initiate a store operation. This takes

place independent of the state of  $\overline{\text{CS}}$ ,  $\overline{\text{WE}}$  or  $A_0-A_5$ . The  $\overline{\text{STORE}}$  pin must be held low for the duration of the Store Pulse Width ( $t_{\text{STP}}$ ) to ensure that a store operation is initiated. Once initiated, the  $\overline{\text{STORE}}$  pin becomes a "Don't Care", and the store operation will complete its transfer of the entire contents of the Static RAM array into the EEPROM array within the Store Cycle time ( $t_{\text{STC}}$ ). If a store operation is initiated during a write cycle, the contents of the addressed Static RAM byte and its corresponding byte in the EEPROM array will be unknown.

During the store operation, the outputs are in a high impedance state. A minimum of 100,000 store operations can be performed reliably and the data written into the EEPROM array has a minimum data retention time of 10 years.

# DATA PROTECTION DURING POWER-UP AND POWER-DOWN

The CAT22C10 has on-chip circuitry which will prevent a store operation from occurring when  $V_{CC}$  falls below 3.0V typ. This function eliminates the potential hazard of spurious signals initiating a store operation when the system power is below 3.0V typ.

Figure 4. Recall Cycle Timing






Figure 5. Store Cycle Timing



# **EXAMPLE OF ORDERING INFORMATION<sup>(1)</sup>**



# **ORDERING INFORMATION**

Orderable Part Numbers (for Pb-Free Devices)				
CAT22C10LE20	CAT22C10WE-20-T1			
CAT22C10LE30	CAT22C10WE-30-T1			
CAT22C10LI20	CAT22C10WI-20-T1			
CAT22C10LI30	CAT22C10WI-30-T1			

#### Notes

- (1) The device used in the above example is a CAT22C10WI-20-T1 (SOIC, Industrial Temperature, 200ns, Tape & Reel, 1,000/Reel).
- (2) For additional package option please contact your nearest Catalyst Semiconductor Sales office.
- (3) Extended Temperature available upon request.

## **REVISION HISTORY**

Date	Revision	Description
16-Apr-04	0	Add Lead free logo
		Update Features
		Update Pin Configuration
		Update Ordering Information
		Update Revision Number
24-Jun-08	Р	Update Example of Ordering Information
17-Mar-09	Q	Change logo and fine print to ON Semiconductor
31-Jul-09	R	Update Example of Ordering Information
		Update Ordering Information table

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability a r i s gout of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**Europe, Middle East and Africa Technical Support:** Phone: 421 33 790 2910

Japan Customer Focus Center: Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative