



CMOS High Voltage Logic – CD4070B

Quadruple Exclusive-OR Gate Logic IC in bare die form

Rev 1.0
15/03/18

Description

The CD4070B Quad Exclusive OR Gate is fabricated using a 3µm 15CMOS process. This device consists of four independent Exclusive OR gates and performs the Boolean functions $Y = A \oplus B = \bar{A}B + A\bar{B}$ in positive logic. The device has equal source and sink current capabilities and conforms to standard B series output drive. Inputs are protected against ESD and voltage transients by diode clamps to V_{DD} and V_{SS} .

Features:

- High Input Voltage up to 20V
- Noise immunity greater than 50%
- All outputs buffered
- Drives x2 Low-Power TTL loads or x1 LSTTL load
- Symmetrical Sink & Source Currents
- Direct drop-in replacement for obsolete components in long term programs.

Ordering Information

The following part suffixes apply:


- No suffix - MIL-STD-883 /2010B Visual Inspection
- "H" - MIL-STD-883 /2010B Visual Inspection + MIL-PRF-38534 Class H LAT
- "K" - MIL-STD-883 /2010A Visual Inspection (Space) + MIL-PRF-38534 Class K LAT

LAT = Lot Acceptance Test.

For further information on LAT process flows see below.

www.siliconsupplies.com/quality/bare-die-lot-qualification

Die Dimensions in µm (mils)



Supply Formats:

- Default – Die in Waffle Pack (100 per tray capacity)
- Sawn Wafer on Tape – On request
- Unsawn Wafer – On request
- Die Thickness <=> 350µm(14 Mils) – On request
- Assembled into Ceramic Package – On request

Mechanical Specification

Die Size (Unsawn)	1900 x 1850 75 x 73	µm mils
Minimum Bond Pad Size	106 x 106 4.17 x 4.17	µm mils
Die Thickness	350 (±20) 13.78 (±0.79)	µm mils
Top Metal Composition	Al 1%Si 1.1µm	
Back Metal Composition	N/A – Bare Si	






CMOS High Voltage Logic – CD4070B

Rev 1.0
15/03/18


Pad Layout and Functions



PAD	FUNCTION	COORDINATES (mm)	
		X	Y
1	A	0.107	0.589
2	B	0.107	0.107
3	Y1	0.608	0.107
4	Y2	1.002	0.107
5	C	1.687	0.107
6	D	1.687	0.537
7	V _{SS}	1.687	0.740
8	E	1.687	1.142
9	F	1.687	1.377
10	Y3	1.414	1.637
11	Y4	1.119	1.637
12	G	0.824	1.637
13	H	0.107	1.637
14	V _{DD}	0.107	0.994

CONNECT CHIP BACK TO V_{DD} OR FLOAT

Logic Diagram



Truth Table

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

H = High level (steady state)
 L = Low level (steady state)





CMOS High Voltage Logic – CD4070B

Rev 1.0
15/03/18

Absolute Maximum Ratings¹

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to V_{SS})	V_{DD}	-0.5 to +20	V
DC Input or Output Voltage (Referenced to V_{SS})	V_{IN}, V_{OUT}	-0.5 to $V_{DD}+0.5$	V
Storage Temperature Range	T_{STG}	-65 to 150	°C
Input Current or Output Current (per Pad)	I_{IN}, I_{OUT}	±10	mA
Power Dissipation in Still Air ²	P_D	750	mW

1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions³ (Voltages referenced to V_{SS})

PARAMETER	SYMBOL	MIN	MAX	UNITS
Supply Voltage	V_{DD}	3.0	18	V
DC Input Voltage, Output Voltage	V_{IN}, V_{OUT}	0	V_{DD}	V
Operating Temperature Range	T_J	-55	+125	°C

3. This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $V_{SS} \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

DC Electrical Characteristics (Voltages referenced to V_{SS})

PARAMETER	SYMBOL	V_{DD}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE ⁴	
Minimum High-Level Output Voltage	V_{OH}	5V	$V_{IN} = 0 \text{ or } V_{DD}$	4.95	4.95	4.95	V
		10V	$V_{IN} = 0 \text{ or } V_{DD}$	9.95	9.95	9.95	
		15V	$V_{IN} = 0 \text{ or } V_{DD}$	14.95	14.95	14.95	
Maximum Low-Level Output Voltage	V_{OL}	5V	$V_{IN} = V_{DD} \text{ or } 0$	0.05	0.05	0.05	V
		10V	$V_{IN} = V_{DD} \text{ or } 0$	0.05	0.05	0.05	
		15V	$V_{IN} = V_{DD} \text{ or } 0$	0.05	0.05	0.05	
Minimum High-Level Input Voltage	V_{IH}	5V	$V_O = 0.5 \text{ or } 4.5V$	3.5	3.5	3.5	V
		10V	$V_O = 1.0 \text{ or } 9.0V$	7.0	7.0	7.0	
		15V	$V_O = 1.5 \text{ or } 13.5V$	11	11	11	
Maximum Low-Level Input Voltage	V_{IL}	5V	$V_O = 4.5 \text{ or } 0.5V$	1.5	1.5	1.5	V
		10V	$V_O = 9.0 \text{ or } 1.0V$	3.0	3.0	3.0	
		15V	$V_O = 13.5 \text{ or } 1.5V$	4.0	4.0	4.0	
Minimum Output (Source) Current	I_{OH}	5V	$V_{OH} = 2.5V$	-3.0	-2.4	-1.7	mA
		5V	$V_{OH} = 4.6V$	-0.64	-0.51	-0.36	
		10V	$V_{OH} = 9.5V$	-1.6	-1.3	-0.9	
		15V	$V_{OH} = 13.5V$	-4.2	-3.4	-2.4	

4. $-55^\circ\text{C} \leq T_J \leq +125^\circ\text{C}$.





CMOS High Voltage Logic – CD4070B

Rev 1.0
15/03/18

DC Electrical Characteristics (Voltages referenced to V_{SS})

PARAMETER	SYMBOL	V_{DD}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE ⁴	
Minimum Output (Sink) Current	I_{OL}	5V	$V_{OL} = 0.4V$	0.64	0.51	0.36	mA
		10V	$V_{OL} = 0.5V$	1.6	1.3	0.9	
		15V	$V_{OL} = 1.5V$	4.2	3.4	2.4	
Maximum Input Leakage Current	I_{IN}	15V	$V_{IN} = V_{DD}$ or V_{SS}	± 0.1	± 0.1	± 1.0	μA
Maximum Quiescent Current	I_{DD}	5V	$V_{IN} = V_{DD}$ or V_{SS}	0.25	0.25	7.5	μA
		10V		0.5	0.5	15	
		15V		1.0	1.0	30	

AC Electrical Characteristics⁵

PARAMETER	SYMBOL	V_{DD}	CONDITIONS	LIMITS			UNITS
				25°C	85°C	FULL RANGE ⁴	
Maximum Propagation Delay, Input to Output (Figure 1)	t_{PLH}, t_{PHL}	5V	$C_L = 50pF,$ $R_L = 200k\Omega$ $t_r = t_f = 20ns$	280	280	560	ns
		10V		130	130	260	
		15V		100	100	200	
Maximum Output Transition Time, Any Output (Figure 1)	t_{TLH}, t_{THL}	5V	$C_L = 50pF,$ $R_L = 200k\Omega$ $t_r = t_f = 20ns$	200	200	400	ns
		10V		100	100	200	
		15V		80	80	160	
Maximum Input Capacitance	C_{IN}	-	$T_A = 25^\circ C$ $V_{IN} = 0V$	TYPICAL			pF
				-	5	-	

5. Not production tested in die form, characterized by chip design and tested in package.

Switching Waveform




Figure 1 – Propagation Delay, Output Timing



DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

