


Datasheet

- \* Multiband Power Amplifier [ 800..3500 Mhz ]
- \* DECT,PHS,PWT,Bluetooth,ISM900,ISM2400,WLL
- \* Single Voltage Supply
- \* Operating voltage range: 2V to 6 V
- \* Pout = 25.5dBm at Vd=2.4V
- \* Pout = 26.0dBm at Vd=3.0V
- \* Pout = 29.0dBm at Vd=5.0V
- \* Overall power added efficiency up to 50 %
- \* Easy external matching



ESD: Electrostatic discharge sensitive device, observe handling precautions!

Type	Marking	Ordering code (taped)	Package
CGY 196	D6s	Q62702-G0080	SCT598


Maximum ratings

Characteristics	Symbol	max. Value	Unit
Positive supply voltage	$V_D$	6	V
Supply current	$I_D$	1.0	A
Maximum input power	$P_{inmax}$	20	dBm
Channel temperature	$T_{Ch}$	150	°C
Storage temperature	$T_{stg}$	-55...+150	°C
Total power dissipation ( $T_s \leq 80$ °C) <i>T<sub>s</sub>: Temperature at soldering point</i>	$P_{tot}$	1.0	W
Pulse peak power	$P_{Pulse}$	2.0	W

Thermal Resistance

Channel-soldering point	$R_{thChS}$	70	K/W
-------------------------	-------------	----	-----

## Functional Block Diagram



Pin #		Configuration
1	<b>RFin/Vg</b>	RF input power + Gate voltage [0V internal]
2	<b>GND</b>	RF and DC ground
3	<b>VD2</b>	Pos. drain voltage of the 2nd stage
4	<b>n.c.</b>	not connected
5	<b>n.c.</b>	not connected
6	<b>RFout/VD3</b>	RF output power / Pos. drain voltage of the 3rd stage
7	<b>GND</b>	RF and DC ground
8	<b>VD1</b>	Pos. drain voltage of the 1st stage

## DC characteristics

Characteristics		Symbol	Conditions	min	typ	max	Unit
Drain current	stage 1	<i>IDSS1</i>	VD1=3V	30	45	75	mA
	stage 2	<i>IDSS2</i>	VD2=3V	45	65	110	mA
	stage 3	<i>IDSS2</i>	VD2=3V	230	340	515	mA
Transconductance	stage 1	<i>gfs1</i>	VD=3V, ID=50mA	50	90	130	mS
	stage 2	<i>gfs2</i>	VD=3V, ID=300mA	80	130	170	mS
	stage 3	<i>gfs3</i>	VD=3V, ID=300mA	150	220	300	mS

## Determination of Permissible Total Power Dissipation for Continuous and Pulse Operation


The dissipated power is the power which remains in the chip and heats the device. It does not contain RF signals which are coupled out consistently.

**a) Continuous Wave / DC Operation**

For the determination of the permissible total power dissipation  $P_{tot-DC}$  from the diagram below it is necessary to obtain the temperature of the soldering point  $T_S$  first. There are two cases:

- When  $R_{thSA}$  (soldering point to ambient) is not known: Measure  $T_S$  with a temperature sensor at the leads where the heat is transferred from the device to the board ( normally at the widest source or ground lead for GaAs ). Use a small sensor of low heat transport, for example a thermoelement ( < 1mm ) with thin wires or a temperature indicating paper while the device is operating.

- When  $R_{thSA}$  is already known: 
$$T_S = P_{diss} \times R_{thSA} + T_A$$



**b) Pulsed Operation**


For the calculation of the permissible pulse load  $P_{tot-max}$  the following formula is applicable:

- $$P_{tot-max} = P_{tot-DC} \times \text{Pulse factor}$$

$$= P_{tot-DC} \times ( P_{tot-max} / P_{tot-DC} )$$

Use the values for  $P_{tot-DC}$  as derived from the above diagram and for the pulse factor =  $P_{tot-max} / P_{tot-DC}$  from the following diagram to get a specific value.

**Pulse factor:**



$P_{tot-max}$  should not exceed the absolute maximum rating for the dissipated power  $P_{Pulse} = \text{'' Pulse peak power ''} = 2 \text{ W}$

**c) Reliability Considerations**

This procedure yields the upper limit for the power dissipation for continuous wave (cw) and pulse applications which corresponds to the maximum allowed channel temperature. For best reliability keep the channel temperature low. The following formula allows to track the individual contributions which determine the channel temperature.

$T_{ch}$	=	$( P_{diss} / \text{Pulse Factor} \times R_{thChS} )$	+	$T_S$
Channel temperature (= junction temperature)		Power dissipated in the chip, divided by the applicable puls factor (= 1 for DC and CW ). It does not contain decoupled RF- power		Temperature of soldering point, measured or calculated



**Electrical characteristics [3.0V DECT-Application f=1.89GHz ]**

**( $T_A = 25^\circ\text{C}$  ,  $f=1.89 \text{ GHz}$ ,  $Z_S=Z_L=50 \text{ Ohm}$ , unless otherwise specified)**

Characteristics	Symbol	min	typ	max	Unit
Supply current <i>VD=3.0V; P<sub>in</sub> = +0 dBm</i>	<i>I<sub>DD</sub></i>	-	300	500	mA
Supply current <i>VD=3.0V; P<sub>in</sub> = -10 dBm</i>	<i>I<sub>DD</sub></i>	-	450	700	mA
Gain <i>VD=3.0V; P<sub>in</sub> = -10 dBm</i>	<i>G</i>	27	30	33	dB
Output Power <i>VD=3.0V; P<sub>in</sub> = 0 dBm</i>	<i>P<sub>O</sub></i>	24.0	26.0	27.0	dBm
Overall Power added Efficiency <i>VD=3.0V; P<sub>in</sub> = +0 dBm</i>	<i>PAE</i>	35	45	-	%
Overall Power added Efficiency <i>VD=3.0V; P<sub>in</sub> = 3 dBm</i>	<i>PAE</i>		50	-	%
Supply current <i>VD=4.8V; P<sub>in</sub> = -10 dBm</i>	<i>I<sub>DD</sub></i>	-	450	-	mA
Supply current <i>VD=4.8V; P<sub>in</sub> = 0 dBm</i>	<i>I<sub>DD</sub></i>	-	330	600	mA
Gain <i>VD=4.8V; P<sub>in</sub> = -10 dBm</i>	<i>G</i>	-	32	-	dB
Output Power <i>VD=4.8V; P<sub>in</sub> = 3 dBm</i>	<i>P<sub>O</sub></i>	26.5	28	30	dBm
Overall Power added Efficiency <i>VD=4.8V; P<sub>in</sub> = 3 dBm</i>	<i>PAE</i>	30	40	-	%
Overall Power added Efficiency <i>VD=4.8V; P<sub>in</sub> = 5 dBm</i>	<i>PAE</i>		45	-	%
Off Isolation <i>VD=0V; P<sub>in</sub> = 0 dBm</i>	<i>-S<sub>21</sub></i>		40		dB
Load mismatch <i>P<sub>in</sub>=0dBm, VD≤3.6V, Z<sub>S</sub>=50 Ohm, Load VSWR = 20:1 for all phase,</i>	-	No module damage for 10 sec.			-
Load mismatch <i>P<sub>in</sub>=3dBm, VD≤5.0V, Z<sub>S</sub>=50 Ohm, Load VSWR = 20:1 for all phase,</i>	-	No module damage for 10 sec.			-
Stability <i>P<sub>in</sub>=0dBm, VD=3.6V, Z<sub>S</sub>=50 Ohm, Load VSWR = 10:1 for all phase</i>	-	All spurious output more than 70 dB below desired signal level			-
Stability <i>P<sub>in</sub>=3dBm, VD=5.0V, Z<sub>S</sub>=50 Ohm, Load VSWR = 10:1 for all phase,</i>	-	All spurious output more than 70 dB below desired signal level			-


### Electrical characteristics [3.0V DECT-Application f=1.89GHz]

## Output power and power added efficiency pulsed mode: $T=417\mu\text{s}$ , duty cycle 12.5%




## Electrical characteristics [3.0V DECT-Application $f=1.89\text{GHz}$ ]

**S-Parameter** [pulsed mode:  $T=417\mu\text{s}$ , duty cycle 12.5%,  $P_{in}=0\text{dBm}$ ,  $V_d=3.3\text{V}$ ]




**Pout, Id = f (Vd) | Pin=0dBm [pulsed mode: T=417μs, duty cycle 12.5%]**




Electrical characteristics [3.0V DECT-Application f=1.89GHz]

Harmonic Distortion  
CGY196 Vd=3.3V




Harmonic Distortion  
CGY196 Vd=4.8V






Electrical characteristics [3.0V DECT-Application f=1.89GHz]



Test Board Layout [3.0V DECT-Application f=1.89GHz]



C1 = C2 = C3 = 100nF

C4 = 3.3 pF

C5 = C6 = 680 pF

R1 = 2.7 Ohm

**Electrical characteristics [2.4V DECT-Application f = 1.89 GHz]**


( $T_A = 25^\circ\text{C}$  ,  $f=1.89\text{ GHz}$ ,  $Z_S=Z_L=50\text{ Ohm}$ , unless otherwise specified)

Characteristics	Symbol	min	typ	max	Unit
Supply current <i>VD=2.4V; Pin = +0 dBm</i>	$I_{DD}$	-	340	-	mA
Supply current <i>VD=2.4V; Pin = -10 dBm</i>	$I_{DD}$	-	450	-	mA
Output Power <i>VD=2.4V; Pin = 0 dBm</i>	$P_O$		25.5		dBm
Overall Power added Efficiency <i>VD=2.4V; Pin = +0 dBm</i>	$PAE$		44	-	%
Supply current <i>VD=2.2V; Pin = +0 dBm</i>	$I_{DD}$	-	320	-	mA
Supply current <i>VD=2.2V; Pin = -10 dBm</i>	$I_{DD}$	-	450	-	mA
Output Power <i>VD=2.2V; Pin = 0 dBm</i>	$P_O$		24.7		dBm
Overall Power added Efficiency <i>VD=2.2V; Pin = +0 dBm</i>	$PAE$		42	-	%
Supply current <i>VD=3.0V; Pin = +0 dBm</i>	$I_{DD}$	-	380	-	mA
Supply current <i>VD=3.0V; Pin = -10 dBm</i>	$I_{DD}$	-	450	-	mA
Output Power <i>VD=3.0V; Pin = 0 dBm</i>	$P_O$		27.0		dBm
Overall Power added Efficiency <i>VD=3.0V; Pin = +0 dBm</i>	$PAE$		44	-	%
Off Isolation <i>VD=0V; Pin = 0 dBm</i>	$-S_{21}$		35		dB


**Electrical characteristics [2.4V DECT-Application f = 1.89 GHz]**

Load mismatch <i>Pin=0dBm , VD≤3.0V , Z<sub>S</sub>=50 Ohm,                  Load VSWR = 20:1 for all phase,</i>	-	No module damage for 10 sec.	-
Load mismatch <i>Pin=3dBm , VD≤5.0V , Z<sub>S</sub>=50 Ohm,                  Load VSWR = 20:1 for all phase,</i>	-	No module damage for 10 sec.	-
Stability <i>Pin=0dBm , VD=3.0V , Z<sub>S</sub>=50 Ohm,                  Load VSWR = 3:1 for all phase</i>	-	All spurious output more than 70 dB below desired signal level	-
Stability <i>Pin=3dBm , VD=5.0V , Z<sub>S</sub>=50 Ohm,                  Load VSWR = 3:1 for all phase,</i>	-	All spurious output more than 70 dB below desired signal level	-

**Pout,Id = f (Vd) | Pin=0dBm [pulsed mode: T=417μs, duty cycle 12.5%]**



Test Board Layout [2.4V DECT-Application  $f=1.89\text{GHz}$  ]



- C1 = C2 = C3 = 100nF
- C4 = 3.3 pF
- C5 = C6 = 680 pF
- R1 = 2.7 Ohm


**Electrical characteristics [2.4GHZ ISM-Application]**

( $T_A = 25^\circ\text{C}$  ,  $f=1.89\text{ GHz}$ ,  $Z_S=Z_L=50\text{ Ohm}$ , unless otherwise specified)


Characteristics	Symbol	min	typ	max	Unit
Supply current <i>VD=3.3V; P<sub>in</sub> = +3 dBm</i>	$I_{DD}$	-	300	-	mA
Supply current <i>VD=3.3V; P<sub>in</sub> = -10 dBm</i>	$I_{DD}$	-	450	-	mA
Output Power <i>VD=3.3V; P<sub>in</sub> = +3 dBm</i>	$P_O$		26.0		dBm
Overall Power added Efficiency <i>VD=3.3V; P<sub>in</sub> = +3 dBm</i>	$PAE$		40	-	%
Off Isolation <i>VD=0V; P<sub>in</sub> = 3 dBm</i>	-S21		34		dB
Supply current <i>VD=4.8V; P<sub>in</sub> = +6 dBm</i>	$I_{DD}$	-	300	-	mA
Supply current <i>VD=4.8V; P<sub>in</sub> = -10 dBm</i>	$I_{DD}$	-	450	-	mA
Output Power <i>VD=4.8V; P<sub>in</sub> = +6 dBm</i>	$P_O$		27.5		dBm
Overall Power added Efficiency <i>VD=4.8V; P<sub>in</sub> = +6 dBm</i>	$PAE$		40	-	%
Off Isolation <i>VD=0V; P<sub>in</sub> = 3 dBm</i>	-S21		34		dB
Load mismatch <i>P<sub>in</sub>=3 dBm , VD≤3.6V , Z<sub>S</sub>=50 Ohm, Load VSWR = 20:1 for all phase,</i>	-	No module damage for 10 sec.			-
Load mismatch <i>P<sub>in</sub>=6 dBm , VD≤5.0V , Z<sub>S</sub>=50 Ohm, Load VSWR = 20:1 for all phase,</i>	-	No module damage for 10 sec.			-
Stability <i>P<sub>in</sub>=3 dBm, VD=3.6V, Z<sub>S</sub>=50 Ohm, Load VSWR = 10:1 for all phase</i>	-	All spurious output more than 70 dB below desired signal level			-
Stability <i>P<sub>in</sub>=6 dBm , VD=5.0V , Z<sub>S</sub>=50 Ohm, Load VSWR = 10:1 for all phase,</i>	-	All spurious output more than 70 dB below desired signal level			-

**Electrical characteristics [2.4GHZ ISM-Application]**


$P_{out}, PAE = f(P_{in})$  |  $V_d=3.3V$   $f=2.4GHz$  [pulsed mode:  $T=417\mu s$ , duty cycle 12.5%]



S-Parameter  $V_d=3.3V$   $P_{in}=0dBm$  [pulsed mode:  $T=417\mu s$ , duty cycle 12.5%]



Test Board Layout [2.4 GHz ISM - Application]



- C1 = C2 = C3 = 100nF      L1 = 3n9
- C4 = 1p8
- C5 = C6 = 1 nF
- R1 = 2.7 Ohm



**Electrical characteristics [900 MHz ISM-Application]**


( $T_A = 25^\circ\text{C}$  ,  $f=1.89\text{ GHz}$ ,  $Z_S=Z_L=50\text{ Ohm}$ , unless otherwise specified)

Characteristics	Symbol	min	typ	max	Unit
Supply current <i>VD=3.3V; P<sub>in</sub> = +3 dBm</i>	$I_{DD}$	-	300	-	mA
Supply current <i>VD=3.3V; P<sub>in</sub> = -10 dBm</i>	$I_{DD}$	-	450	-	mA
Output Power <i>VD=3.3V; P<sub>in</sub> = +3 dBm</i>	$P_O$		26.0		dBm
Overall Power added Efficiency <i>VD=3.3V; P<sub>in</sub> = +3 dBm</i>	$PAE$		40	-	%
Off Isolation <i>VD=0V; P<sub>in</sub> = 3 dBm</i>	-S21		34		dB
Supply current <i>VD=4.8V; P<sub>in</sub> = +6 dBm</i>	$I_{DD}$	-	300	-	mA
Supply current <i>VD=4.8V; P<sub>in</sub> = -10 dBm</i>	$I_{DD}$	-	450	-	mA
Output Power <i>VD=4.8V; P<sub>in</sub> = +6 dBm</i>	$P_O$		27.5		dBm
Overall Power added Efficiency <i>VD=4.8V; P<sub>in</sub> = +6 dBm</i>	$PAE$		40	-	%
Off Isolation <i>VD=0V; P<sub>in</sub> = 3 dBm</i>	-S21		34		dB


Load mismatch <i>P<sub>in</sub>=3 dBm , VD≤3.6V , Z<sub>S</sub>=50 Ohm, Load VSWR = 20:1 for all phase,</i>	-	No module damage for 10 sec.		-
Load mismatch <i>P<sub>in</sub>=6 dBm , VD≤5.0V , Z<sub>S</sub>=50 Ohm, Load VSWR = 20:1 for all phase,</i>	-	No module damage for 10 sec.		-
Stability <i>P<sub>in</sub>=3 dBm, VD=3.6V, Z<sub>S</sub>=50 Ohm, Load VSWR = 10:1 for all phase</i>	-	All spurious output more than 70 dB below desired signal level		-
Stability <i>P<sub>in</sub>=6 dBm , VD=5.0V , Z<sub>S</sub>=50 Ohm, Load VSWR = 10:1 for all phase,</i>	-	All spurious output more than 70 dB below desired signal level		-

**Electrical characteristics [900 MHz ISM-Application]**

## $P_{out}, PAE = f(P_{in}) \mid V_d=3.5V \ f=900 \text{ MHz [CW]}$




## $P_{out}, PAE = f(V_d) \mid P_{in}=0 \text{ dBm } f=900 \text{ MHz [CW]}$




## Electrical characteristics [900 MHz ISM-Application]


## S-Parameter Vd=3.5V Pin=-5.5 dBm [cw mode]



## S-Parameter Vd=3.5V Pin=-0.5 dBm [cw mode]



Test Board Layout [900 MHz ISM - Application]



- |                  |             |
|------------------|-------------|
| C1 = 47pF        | C3 = 100nF  |
| C4 = 5.6pF       | C2 = 47pF   |
| C5 = C6 = 680 pF | C7 = 1pF    |
| R1 = 2.7 Ohm     | R2 = 10 Ohm |

Form: 8.99X

<b>SIEMENS</b>		High Frequency Semiconductors	
Type <b>CGY196</b> GaAs MMIC	Package <b>SCT598</b>	File C:\TEMP\SCT595-C196_PriLötempf.doc	Date <b>05.02.1999</b>
Key-word <b>Notes on Processing</b>			

**Preliminary soldering recommendation**


- **Foot Print** drawing C63060-A2123-A001-01-0027
  
- **Soldering**
  - wave soldering: unsuitable
  - reflow soldering: suitable, max. 3 times (IR or VPR)

soldering profile:

ramp-up preheating	temperature gradient:	max. + 2 K/sec
	time at 100 - 150 °C:	min. 90 sec.
ramp-up peak	temperature gradient	max. + 6 K/sec
exposure to molten solder	above 183°C	max. 150 sec
typ. solder temperature	typ. 215-245°C	max. 30 sec.
peak temperature	max. peak 260°C	max. 10 sec.
ramp-down	temperature gradient:	min. - 6°C/sec

(see also soldering standard profile of databook 'package information')

comments slow ramp-up, long preheating phase and low max. temperature recommended
  
- **Solder paste thickness** 150 - 200 µm
  
- **Control of soldering (voids)**
  - visual inspection
  - cross sectioning
  - measurement of case temperature / thermal resistance case to ambient
  
- **Jedec A-112A** level 1 storage floor life at 30°C/90% unlimited
  
- **IPC-9501 (IPC-4202)** level 111 storage floor life at 30°C/60% unlimited IR/Convection; max. 245°C; < 6K/sec.



GPW05982

Published by Infineon AG, Bereich Wireless Systems, Marketing-Kommunikation, Balanstraße 73, D-81541 München.

copyright Infineon AG 1999. All Rights Reserved.

As far as patents or other rights of third parties are concerned, liability is only assumed for components per se, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

Due to technical requirements components may contain dangerous substances. For information on the type in question please contact your nearest Siemens Office, Semiconductor Group.

Infineon AG is an approved CECC manufacturer.