

MX•□M,INC. MiXed Signal ICs

DATA BULLETIN

CMX624 Bell 202 and v.23 Modem with Call Progress and DTMF Bell 202 and V.23 Modem


PRELIMINARY INFORMATION

Features

- **Bell 202 and V.23 Compatible Modem**
- 1200bps Full duplex Operation (2 or 4 Wire)
- Software Adjustable Tx and Rx Levels
- **Programmable Group Delay Equalizer**
- **Answer/Originate Tone Generator/Detector**
- **Call Progress Tone Detection**
- **Integrated DTMF Encoder**
- **Line Reversal and Ring Detector**
- Simple Serial Control Interface
- **Hook Switch Relay Driver**
- **Zero-Power Standby Mode**
- 3.0 to 5.0V Operation

Applications

- **Telephone Telemetry Systems**
- **Remote Utility Meter Reading**
- **Security Systems**
- **Payphones**
- **Cable-TV Set Top Boxes**
- **Industrial Control Systems**
- **Electronic Cash Terminals**
- **Vending Machines**



The CMX624 Bell 202 and V.23 modem provides full duplex 1200bps data signaling suitable for telephone based information and telemetry systems where low power operation is desired. Bell 202 and V.23 signaling delivers fast call set up times and robust, error resistant, transmission in 2 or 4 wire line circuits. A rich set of important additional functions enhances end product value while reducing size. These include: integrated DTMF encoder for dial out functions, single tone encoder for 'melody' generation, answer tone generator/detector, line reversal and ring detector for 'waking' up a sleeping µC, adjustable Tx and Rx gain, and a low impedance pull down output for hook relay control. The addition of the answer tone generator/detector and call progress tone detector makes the set-up of a telephone call much easier for the host µC to accomplish.

Very low power telemetry and data collection applications are supported by the CMX624's 'Zero Power' standby mode in which the device will detect telephone line ringing voltage or line voltage reversal events.

Pin compatible with the CMX644A Bell212A / V.22 modem, the CMX624 is available in the following packages: 24-pin SSOP (CMX624D5), 24-pin SOIC (CMX624D2), and 24-pin PDIP (CMX624P4).

CONTENTS

Se	ection	<u>n</u>	Page
1	Bloc	ock Diagram	3
2	Sigr	ınal List	4
3	Exte	ternal Components	5
4	Gen	neral Description	6
	4.1	'C-BUS' Serial Interface	6
	4.2	Software Description	7
	4.3	Xtal Oscillator	8
	4.4	Rx Input Amplifier	8
	4.5	Receive Filter	8
	4.6	Equalizer	8
	4.7	FSK Demodulator	9
	4.8	Rx Energy and 2100Hz Detector	10
	4.9	FSK / DTMF Modulator	10
		4.9.1 V.23 mode (Bit 7 of SETUP register = '0'):	10
		4.9.2 Bell 202 mode (Bit 7 of SETUP register = '1'):	
	4.10	0 Transmit Filter	12
	4.11	1 Transmit Output Buffer	12
	4.12	2 Ring Signal Detector	12
	4.13	3 Tx/Rx UART	13
5	App	plication Notes	15
	5.1	Line Interface	15
		5.1.1 4-Wire Line Interface	15
		5.1.2 2-Wire Line Interface	16
	5.2	Ring Detector Interface	17
6	Perf	rformance Specification	19
	6.1	Electrical Performance	19
		6.1.1 Absolute Maximum Ratings	19
		6.1.2 Operating Limits	19
		6.1.3 Operating Characteristics	20
		6.1.4 Timing	
	6.2	Packaging	25

MX-COM, Inc. reserves the right to change specifications at any time and without notice.

1 Block Diagram




Figure 1: Block Diagram

2 Signal List

Pin No.	Name	Туре	Description
1	XTAL	output	The output of the on-chip Xtal oscillator inverter.
2	XTAL/CLOCK	input	The input to the oscillator inverter from the Xtal circuit or external clock source.
3	SERIAL CLOCK	input	The serial interface clock input from the μC . See Section 4.1
4	COMMAND DATA	input	The serial interface data input from the μC.
5	REPLY DATA	tri-state	A 3-state serial interface data output to the μC . This output is high impedance when not sending data to the μC .
6	cs	input	The serial interface transfer control input provided by the μC .
7	ĪRQ	output	A 'wire-ORable' output for connection to a μC Interrupt Request input. This output is pulled down to V_{SS} when active and is high impedance when inactive. An external pull-up resistor is required.
8	TX	output	The Tx analog signal output.
9	TX+	output	The output of the line driving amplifier.
10	TXIN-	input	The inverting input to the line driver amplifier.
11	TX-	output	The inverted output of the line driving amplifier.
12	V_{SS}	Power	The negative supply rail (ground).
13	V _{BIAS}	output	Internally generated bias voltage of $V_{DD}/2$, except when the device is in 'Zero Power' mode when V_{BIAS} will discharge to V_{SS} . Should be bypassed to V_{SS} by a capacitor mounted close to the device pins.
14	RLYDRV	output	Relay drive open drain output. This output is pulled down to V _{SS} when active and is high impedance when inactive.
15	RX+	input	The non-inverting input to the Rx input amplifier.
16	RX-	input	The inverting input to the Rx input amplifier.
17	RXAMPOUT	output	The output of the Rx input amplifier.
18	RT	bi-directional	This pin is Bi-directional. An open drain output and Schmitt trigger input forming part of the Ring Signal detector.
19	RD	input	Schmitt trigger input to the Ring Signal Detector.
20		NC	No connection should be made to this pin.
21		NC	No connection should be made to this pin.
22		NC	No connection should be made to this pin if the printed circuit board is to be used for the CMX624 only. If the board is to be used for the CMX644A, a capacitor should be connected as shown in Figure 2.
23		input	No connection should be made to this pin if the printed circuit board is to be used for the CMX624 only. If the board is to be used for the CMX644A, a capacitor should be connected as shown in Figure 2.
24	V _{DD}	Power	The positive supply rail. Levels and thresholds within the device are proportional to this voltage. Should be bypassed to V_{SS} by a capacitor mounted close to the device pins.

Note: This device is capable of detecting and decoding small amplitude signals. To achieve this V_{DD} and V_{BIAS} should be bypassed. It is very important to protect the receive path from extraneous in-band signals. It is recommended that the printed circuit board be laid out with a ground plane in the CMX624 area to provide a low impedance connection between the V_{SS} pin and the V_{DD} and V_{BIAS} bypass capacitors.

3 External Components




Figure 2: Recommended External Components

R1		100kΩ	±5%,
C1, C2		18pF	±10%
C3, C4		0.1μF	±10%
C5	Note 1		
X1	Note 2	3.579545MHz	

Tolerances for Resistors and Capacitors are as indicated unless otherwise stated.

Table 1: Recommended External Components

Notes:

- 1. This component is only required for compatibility with CMX644A, see CMX644A Data Bulletin for additional details.
- 2. For best results, a crystal oscillator design should drive the clock inverter input with signal levels of at least 40% of V_{DD}, peak to peak. Tuning fork crystals generally cannot meet this requirement. To obtain crystal oscillator design assistance, please consult you crystal manufacturer.

General Description 4


The CMX624 contains a Bell 202 and V.23 compatible FSK modem. This device is capable of duplex operation at 1200/75bps or 1200/150bps over a 2-wire line interface. It is also capable of 1200/1200bps over a 4-wire line interface. This device also contains a flexible FSK data UART, a receive FSK or Call Progress Tone energy detector, a 2100Hz detector, a DTMF generator, a Tx line driving buffer amplifier, a telephone line Ringing Signal or Line Voltage Reversal detector and a 3.579545MHz Xtal oscillator. These functions are controlled via a serial interface to the uC, which also carries the transmit and receive FSK modem data.

'C-BUS' Serial Interface

This block provides for the transfer of data and control or status information between the CMX624's internal registers and the µC over the serial interface bus. Each 'C-BUS' transaction consists of a single Register Address byte sent from the μ C, as illustrated in Figure 3, which may be followed by either of:

- A single data byte sent from the µC to be written into one of the CMX624's Write Only Registers, as illustrated in Figure 4.
- 2. A single byte of data read out from one of the CMX624's Read Only Registers, as illustrated in Figure 5.

Data sent from the µC on the Command Data line is clocked into the CMX624 on the rising edge of the Serial Clock input. Reply Data sent from the CMX624 to the µC is valid when the Serial Clock is high. The interface is compatible with the most common µC serial interfaces such as SCI, SPI and Microwire, and may also be easily implemented with general purpose µC I/O pins controlled by a simple software routine. See Figure 16 for detailed Serial Bus timing requirements.






Figure 5: Serial Bus Transactions (One Address byte from µC and one Reply byte from CMX624A)

4.2 Software Description

			Command Data Byte Bits						
Addr	Reg.	7	6	5	4	3	2	1	0
\$01	RESET				SINGLE BYT	E COMMAND			
\$E0	SETUP	FSK mode: 0 = V.23 1 = Bell 202	TX- output: 0 = Off 1 = On	Relay Drive: 0 = o/c 1 = Pull low	0 = Zero Power 1 = Normal	Stop bits: 0 = 1 bit 1 = 2 bits	Parity: 0 = None 1 = Parity	Parity: 0 = Odd 1 = Even	Data bits: 0 = 8 bits 1 = 7 bits
\$E1	TX TONES	Tx Mode: 0 = FSK. 1 = Tones.	Tone or FSK output: 0 = Off. 1 = On.	Reserved, set to 0	0 = DTMF 1 = Single tone	Reserved, set to 0	Reserved, set to 0	Reserved, set to 0	Set Detect: 0 = FSK/CP 1 = 2100Hz
\$E3	TX DATA	D7	D6	D5	D4	D3	D2	D1	D0
\$E7	FSK MODE	0 = Rx Sync 1 = Async	Rx Equal: 0 = Off 1 = On	0 = Rx Call Progress 1 = Rx FSK	0 = Rx 75 / 150bps 1 = RX1200	0 = Tx Sync 1 = Async	Tx output level: 0 = Normal 1 = +3dB	FSK Enable: 0 = Off 1 = On (Tx & Rx)	0 = Tx 75 / 150bps 1 = 1200 or DTMF
\$EE	IRQ MASK	Reserved, Set to 0	Reserved, Set to 0	Ring Detect Change	Reserved, Set to 0	Rx Data overflow	Rx Data ready	Tx Data underflow	Tx Data ready

Table 2: Write Only Serial Bus Register

			Reply Data Byte Bits						
Addr	Reg.	7	6	5	4	3	2	1	0
\$EA	RX DATA	D7	D6	D5	D4	D3	D2	D1	D0
\$EF	FLAGS	Bad Rx Parity	Ring Detect	Ring Detect Change **	Rx Energy or 2100Hz detect.	Rx Data overflow **	Rx Data ready **	Tx Data underflow **	Tx Data ready **

^{**} See note 2 and 3

Table 3: Read Only Serial Bus Registers

Notes:

- Accessing the RESET Register over the Serial Bus clears all of the bits in the SETUP, TX TONES, TX DATA, FSK MODE and IRQ MASK registers, and Bits 0-3 and Bit 5 of the FLAGS Register to '0'. This will set the device into Zero Power mode.
 - a) This is a single-byte Serial Bus transaction consisting solely of the address byte value \$01.
 - b) Placing the device in Zero Power mode by directly setting SETUP Bit 4 to '0' does not clear the other register bits. Care should be taken before re-enabling the device that the other bits are set so as to prevent undesired transient operation. In particular, bit 6 of the TXTONES Register should be set to '0' to prevent modulation of the transmitter output.
- 2. If any of Bits 0, 1, 2, 3 or 5 of the FLAGS Register is '1' and the corresponding bit of the IRQ MASK Register is also '1' then the IRQ output of the CMX624 will be pulled low.
- 3. Bit 5 (Ring Detect Change) of the FLAGS Register is set on every '0' to '1' or '1' to '0' change of Bit 6 (Ring Detect).
- 4. Clearing Bit 4 of the SETUP Register puts the CMX624 into the Zero Power mode by turning off all blocks except for the Serial Bus interface and Ring Detector circuit.
- 5. Reading the FLAGS Register clears the IRQ output and also clears Bits 0, 1, 2, 3 and 5 of the FLAGS Register.
- 6. FLAGS Register (bit 4) is '1' whenever Rx Energy or 2100Hz are present and '0' when both signals are absent. IRQ Mask Register (bit 40 is normally set to '0', but can be set to '1' to enable interrupts on the IRQ output. In the latter case, IRQ will be continuously pulled to '0' while Rx Energy or 2100Hz are present. This may be useful for device evaluation purposes.

4.3 Xtal Oscillator

The frequency and timing accuracy of the CMX624 is determined by a 3.579545MHz clock signal input to the XTAL/CLOCK pin. This may be generated by the on-chip oscillator inverter using the external components C1, C2 and X1 or may be supplied from an external source to the XTAL/CLOCK input. See Figure 2. If the clock is supplied from an external source, components C1, C2, and X1 should not be fitted.

The on-chip oscillator is disabled in the 'Zero-Power' mode.

If the clock is provided by an external source, which may not always be running, then the 'Zero-Power' mode must be enabled when the clock is not available. Failure to observe this rule may cause an increase in the supply current consumption by the CMX624.

4.4 Rx Input Amplifier

The Rx Input Amplifier, with suitable external components, is used to adjust the received signal to the correct amplitude for the FSK receiver and Energy Detect circuits and may also form part of a 2-wire or 4-wire hybrid circuit. See Section 5.1.

4.5 Receive Filter

This block includes a bandpass filter whose characteristics are set by Bits 4 and 5 of the FSK MODE Register according to the receive operating mode (Call Progress, 75/150bps FSK or 1200bps FSK). It is used to attenuate out of band noise and interfering signals; especially the locally generated transmit FSK signal that could otherwise interfere with the received FSK signal when the modem is operating in 2-wire duplex mode.

4.6 Equalizer

When receiving 1200bps FSK data an optional equalizer section can be enabled by setting Bit 6 of the FSK MODE Register, compensates for one-half of the ETS Test Line 1 characteristics shown in Figure 6.




Figure 6: ETS 300 114 Test Line 1 Characteristics (Normalized)

4.7 FSK Demodulator

The FSK Demodulator block is enabled when Bit 1 and Bit 5 of the FSK MODE Register are set to '1'. It converts the 75bps, 150bps or 1200bps FSK input signal to a binary received data signal which is sent to the Rx UART block.

Note: In the absence of a valid FSK signal, the demodulator may falsely interpret speech or other extraneous signals as data.

FSK mode F	Register \$E7	TX Tone Register \$E1	
Bit 5	Bit 4	Bit 0	RX MODE
1	1	0	RX FSK data at 1200 baud
1	0	0	Rx FSK data at 75/150 baud
0	Х	0	RX Call progress Tones Detect
1	1	1	RX 2100Hz tone detect

Note: Other states are not defined and may result in unpredictable behavior






Figure 7 Rx Frequency Responses with Line Interface

4.8 Rx Energy and 2100Hz Detector

The Rx Energy and 2100Hz Detector functional blocks are controlled by Bit 4 and Bit 5 of the FSK MODE Register and Bit 0 of the TX TONES Register.

This block will measure the frequency and amplitude of the incoming signal when Bit 0 of the TX TONES Register and Bit 4 and Bit 5 of the FSK MODE Register are set to '1'. When a signal of 2100Hz is present and of sufficient amplitude and time, Bit 4 of the FLAGS Register is set high. See Section 6.1 for amplitude, time and frequency limits.

When Bit 0 of the TX TONES Register is set to '0', this block compares the signal level at the output of the Receive Filter against an internal threshold. This may be used as a FSK level detector or a simple Call Progress Signal detector, according to the settings of Bit 4 and Bit 5 of the FSK MODE Register, which affect the Receive Filter pass band as described in Section 4.5.

The required register settings are summarized in Table 5.

TX TONES Reg	FSK MODE Reg		
Bit 0	Bit 5 Bit 4		Detection Mode
0	0	0	Call Progress
0	1 0		75 / 150bps FSK
0	1	1	1200bps FSK
1	1	1	2100Hz

Table 5: Required Register Settings

Bit 4 of the FLAGS Register is set to '1' by the output of this block when the received level has exceeded the threshold for sufficient time. Amplitude and time hysteresis, are used to reduce chattering in marginal conditions. See Section 6.1.




Figure 8: Rx Energy Detector Timing

4.9 FSK / DTMF Modulator

When Bit 7 of the TX TONES Register is set to '0' then the FSK/DTMF Modulator generates FSK signals as determined by Bit 0 and Bit 1 of the FSK MODE Register and the Tx data bits from the UART block as shown in Table 6 and Table 7.

4.9.1 V.23 mode (Bit 7 of SETUP register = '0'):

FSK MODE Reg		FSK / DTMF Modulator block output	FSK Signal Frequency		
Bit 1 Bit 0		(Bit 7 of TX TONES = '0')	'0' (Space) '1' (Mar		
0	х	Disabled (output held at V _{DD} /2)			
1	0	75bps FSK	450Hz	390Hz	
1	1	1200bps FSK	2100Hz	1300Hz	

Table 6: V.23 mode (Bit 7 of SETUP register = '0')

4.9.2 Bell 202 mode (Bit 7 of SETUP register = '1'):

FSK MODE Reg		FSK / DTMF Modulator block output	FSK Signal Frequency		
Bit 1 Bit 0		(Bit 7 of TX TONES = '0')	'0' (Space) '1' (Mar		
0	х	Disabled (output held at V _{DD} /2)			
1	0	150bps FSK	487Hz	387Hz	
1 1		1200bps FSK	2200Hz	1200Hz	

Table 7: Bell 202 mode (Bit 7 of SETUP register = '1')

When Bit 7 of the TX TONES Register is set to '1', the block generates DTMF tone pairs or single tones from the DTMF range as shown in Table 8. Bit 6 of the TX TONES Register is then used to enable or disable the block's output to the Tx filter.

TX DATA Register				TX TONES Register				
	Bits	0 - 3		DT	DTMF Tone Pairs (Bit 4 = '0')			
D3	D2	D1	D0	Lower Frequency (Hz)	Upper Frequency (Hz)	Keypad Legend	Single Tone Frequency (Hz)	
0	0	0	0	941	1633	D	1633	
0	0	0	1	697	1209	1	1209	
0	0	1	0	697	1336	2	1336	
0	0	1	1	697	1477	3	1477	
0	1	0	0	770	1209	4	1209	
0	1	0	1	770	1336	5	1336	
0	1	1	0	770	1477	6	1477	
0	1	1	1	852	1209	7	1209	
1	0	0	0	852	1336	8	852	
1	0	0	1	852	1477	9	852	
1	0	1	0	941	1336	0	941	
1	0	1	1	941	1209	*	941	
1	1	0	0	941	1477	#	941	
1	1	0	1	697	1633	Α	697	
1	1	1	0	770	1633	В	770	
1	1	1	1	852	1633	С	852	

Table 8: DTMF Transmitting settings

4.10 Transmit Filter

This stage attenuates out of band signals present at the output of the FSK/DTMF modulator and also includes a programmable 3dB level switch, selected by Bit 2 of the FSK MODE Register.

The nominal output levels at the TX pin when $V_{DD} = 5.0V$ are as shown below.

FSK MODE Register Bit 2	FSK Signal	DTMF Tone (Low group)	DTMF Tone (High group)
0 (low level)	-6dB	-5dB	-3dB
1 (high level)	-3dB	-2dB	0dB

 $0dB = 775mV_{RMS}$

Table 9: Transmit Filter

These levels are proportional to V_{DD} , and the actual transmit signal levels present on the 2- or 4-wire line will depend on the external circuitry as described in Section 5.1. Using the external components recommended in Section 5.1 for a nominal FSK transmit level of -9dBm, DTMF tone levels of -8dBm and -6dBm, then the out of band energy sent to the line will be within the limits shown in Figure 9 for both FSK and DTMF signals.




Figure 9: Maximum Out of Band Tx Line Energy Limits

4.11 Transmit Output Buffer

This buffer amplifier, connected to the TXIN-, TX+ and TX- pins, is intended for use as a Tx line driver as shown in

Section 5.1. Two symmetrical outputs are provided for use with a balanced load to give sufficient Tx line signal levels even at low VDD. If this is not required the TX- output can be disabled.

If the buffer is used as a balanced line driver, then Bit 6 of the SETUP Register should be set to '1' (TX-output enabled). Setting Bit 6 to '0' disables the TX- output and the buffer draws less current from the supply. When Bit 6 is set to '0' the TX- pin should be left open circuit. N.B. The TX+ output is unaffected by this Bit.

4.12 Ring Signal Detector

This block, which functions even in Zero Power mode, can be used to detect a telephone line Ring Signal or Line Voltage Reversal and then generate a Interrupt Request signal to wake up the μ C at the start of a call. Suitable interface circuits are shown in Section 5.2.

The output of this block is the 'Ring Detect' line shown in Figure 1, which directly drives Bit 6 of the FLAGS Register. Any '0' to '1' or '1' to '0' change on this line will also set the Ring Detect Change Bit (5) of the FLAGS Register.

If this block is not used, then the RD and RT pins should be connected to V_{SS} and the Ring Detect Change Bit (5) of the IRQ MASK Register set to '0'.

4.13 Tx/Rx UART

This block connects the μ C, via the Serial Bus interface, to the received data from the FSK Demodulator and to the transmit data input to the FSK Modulator.

As part of this function, the block can be programmed to convert data to be transmitted from 7 or 8-Bit bytes to asynchronous data characters, adding Start and Stop bits and - optionally - a parity bit to the data before passing it to the FSK Modulator. Similarly, in the receive direction it can extract data bits from asynchronous characters coming from the FSK Demodulator, stripping off the Start and Stop bits and performing an optional Parity check on the received data before passing the result over the Serial Bus to the μ C. Bits 0-3 of the SETUP Register control the number of Stop and Data bits and the Parity options for both receive and transmit directions.

Data to be transmitted should be loaded by the μ C into the TX DATA Register when the Tx Data Ready bit (Bit 0) of the FLAGS Register goes high. It will then be treated by the Tx UART block in one of two ways, depending on the setting of Bit 3 of the FSK MODE Register:

- 1. If the bit is '0' ('Tx Sync' mode) then the 8 bits from the TX DATA Register will be transmitted sequentially at 75bps, 150bps, or 1200bps, LSB (D0) first.
- 2. If Bit 3 of the FSK MODE Register is '1' ('Tx Async') then bits will be transmitted as asynchronous data characters at 75bps, 150bps, or 1200bps according to the following format:
 - A. One Start bit (Space).
 - B. 7 or 8 Data bits from the TX DATA Register (D0-D6 or D0-D7) as determined by Bit 0 of the SETUP Register. LSB (D0) transmitted first.
 - C. Optional Parity bit (even or odd parity) as determined by Bits 1 and 2 of the SETUP Register.
 - D. One or Two Stop bits (Mark) as determined by Bit 3 of the SETUP Register.

In both cases data will only be transmitted if Bit 1 of the FSK MODE Register is set to '1'.

Failure to load the TX DATA Register with a new value when required will result in Bit 1 (Tx Data Underflow) of the FLAGS Register being set to '1' and if the 'Tx Async' mode of operation had been selected then a continuous Mark ('1') signal will then be transmitted until a new value is loaded into TX DATA, whereas in 'Tx Sync' mode the byte already in the TX DATA Register will be re-transmitted.




Figure 10: Transmit UART Function (Async)

Received data from the FSK Demodulator goes into the receive part of the UART block, where it is handled in one of two ways depending on the setting of Bit 7 of the FSK MODE Register:

- 1. If the bit is '0' ('Rx Sync' mode) then the receive part of the UART block will simply take 8 consecutive bits from the Demodulator and transfer them to the RX DATA Register (the first bit going into the D0 position).
 - Note: This mode is intended for detection of simple data patterns such as '1010...' or continuous Mark or Space signals, the CMX624's receive data clock extraction circuits are not adequate to support a true synchronous receive data mode of operation.
- 2. If Bit 7 of the FSK MODE Register is '1' ('Rx Async') then the received data output of the FSK Demodulator is treated as 75, 150 or 1200bps asynchronous characters each comprising:
 - A. A Start bit (Space).
 - B. 7 or 8 Data bits as determined by Bit 0 of the SETUP Register. These bits will be placed into the RX DATA Register with the first bit received going into the D0 position.
 - C. An optional Parity bit as determined by Bits 1 and 2 of the SETUP Register. If Parity is enabled (Bit 2 of the SETUP Register = '1') then Bit 7 of the FLAGS Register will be set to '1' if the received parity is incorrect.
 - D. At least one Stop bit (Mark).

Bit 2 (Rx Data Ready) of the FLAGS Register will be set to '1' every time a new received value is loaded into the RX DATA Register. If the previous contents of the RX DATA Register had not been read out over the Serial Bus before the new value is loaded from the UART then Bit 3 (Rx Data Overflow) of the FLAGS Register will also be set to '1'.




Figure 11: Receive UART Function (Async)

5 Application Notes

5.1 Line Interface

A line interface circuit is needed to provide DC isolation between the modem and the line, to perform line impedance termination, and to set the correct transmit and receive signal levels.

5.1.1 4-Wire Line Interface

Figure 12 shows an interface circuit for use with a 600Ω 4-wire line. The line terminations are provided by R10 and R15, while R11 and R13 should be selected to give the desired transmit and receive levels.

5.1.1.1 Receive Gain

The gain of the receive input amplifier (R12 / R11) should be set to compensate for the loss of the input transformer and the supply voltage.

Assuming a transformer loss of about 1dB, R11 should be $91k\Omega$ at $V_{DD} = 5.0V$, or $130k\Omega$ at 3.3V.




Figure 12: 4-Wire Line Interface Circuit

R10	Ω 000	±1%
R11	See text	±1%
R12	100kΩ	±1%
R13	See text	±1%
R14	100kΩ	±1%

R15	600Ω	±1%
C10	100nF	±20%
C11	220pF	±20%
C12	330pF	±20%
C13	100nF	±20%

Tolerances for Resistors and Capacitors are as indicated unless otherwise stated.

Table 10: 4-Wire Line Interface Circuit components

Note: The relay circuit, AC and DC loads and line protection are not shown for clarity.

5.1.1.2 Transmit Gain

In the transmit direction, the level on the 4-wire line is determined by the level at the TX pin, the gain of the Output Buffer Amplifier, a loss of nominally 6dB due to the line termination resistor R15, and the loss in the transformer.

The TX pin signal level is proportional to V_{DD} and is also affected by the setting of the Tx output level control Bit (Bit 2) of the FSK Mode Register.

Assuming that the Tx output level control bit is set to '1' (giving a FSK signal level of -3dB with respect to 775mV_{RMS} at the TX pin when $V_{DD} = 5.0 \text{V}$) and that there is 1dB loss in the transformer, then:

Tx FSK four wire line level =
$$\left(-3 - 6 - 1\right) + 20 \times \log_{10}\left(\frac{2 \times R14}{R13}\right) + 20 \times \log_{10}\left(\frac{V_{DD}}{5.0}\right)$$
 dBm

For example, to generate a nominal Tx FSK line level of -9dBm, R13 should be $180k\Omega$ when $V_{DD} = 5.0V$, falling to $120k\Omega$ at 3.3V.

5.1.2 2-Wire Line Interface

Figure 13 shows an interface circuit suitable for connection to a 600Ω 2-wire line. The circuit also shows how a relay may be driven from the RLYDRV pin.

Note: When the CMX624 is powered from less than 5.0V, buffer circuitry may be required to drive a 5V relay.




Figure 13: 2-Wire Line Interface Circuit

R11	See text	±1%
R12	100kΩ	±1%
R13	See text	±1%
R14	100kΩ	±1%
R15	Ω 000	±1%
R16	120kΩ	±1%

R17	100kΩ	±1%
C11	220pF	±20%
C12	330pF	±20%
C13	10nF	±20%
C14	100nF	±20%

Tolerances for Resistors and Capacitors are as indicated unless otherwise stated.

Table 11: 2-Wire Line Interface Circuit components

Note: The relay circuit, AC and DC loads and line protection are not shown for clarity.

This circuit includes a 2-wire to 4-wire hybrid circuit, formed by R11, R15, R16, R17, C13 and the impedance of the line itself, which ensures that the modem receive input and transmit output paths are both coupled efficiently to the line, while minimizing coupling from the modem's transmit signal into the receive input.

The values of R11 and R13 should be calculated in the same way as for the 4-wire interface circuit of Figure 12.

5.2 Ring Detector Interface

Figure 14 shows how the CMX624 may be used to detect large amplitude Ringing signals received at the start of an incoming telephone call.

The ring signal is applied at the subscriber's exchange as an AC voltage inserted in series with one of the telephone wires and will pass through either C20 and R20 or C21 and R21 to appear at the top end of R22 in a rectified and attenuated form. See point X in Figure 14.

The signal at point X is further attenuated by the R22 and R23 divider before being applied to the RD input. If the amplitude of the signal appearing at RD is greater than the input threshold (Vt_{HI}) of Schmitt trigger 'A' then the transistor (Q1) connected to RT will be turned on, pulling the voltage at RT to V_{SS} by discharging the external capacitor C22. The output of the Schmitt trigger 'B' will then go high, setting bit 6 (Ring Detect) of the FLAGS register.

The minimum amplitude ringing signal that is certain to be detected is found by the following calculation:

$$\left(0.7 + \frac{\text{Vt}_{\text{HI}} \times \left[\text{R20} + \text{R22} + \text{R23}\right]}{\text{R23}}\right) \times 0.707 \text{V}_{\text{RMS}} = \text{Min. Ring Signal V}_{\text{RMS}}$$

where Vt_{HI} is the high-going threshold voltage of the Schmitt trigger A. See Figure 15 and Section 6.1.3. With R20-22 at $470k\Omega$ as shown Figure 14, then setting R23 to $68k\Omega$ will guarantee detection of ringing signals of $40V_{RMS}$ and above for V_{DD} over the range 3.0 to 5.5V.




Figure 14: Ring Signal Detector Interface Circuit

R20,21,22		470kΩ	±1%
R23		See text	±1%
R24	Note 1	470kΩ	±1%

C20,21		0.1μF	±20%
C22	Note 1	0.33μF	±20%
D1-4		1N4004	±20%

Tolerances for Resistors and Capacitors are as indicated unless otherwise stated.

Table 12: Ring Signal Detector Interface Circuit components

Note:

1. If the time constant of R24 and C22 is large enough then the voltage on RT will remain below the threshold of the 'B' Schmitt trigger for the duration of a ring cycle.

The time for the voltage on RT to charge from V_{SS} towards V_{DD} can be derived from the formula:

$$V_{RT} = V_{DD} \left(1 - e^{\frac{-t}{R24xC22}} \right)$$

As the Schmitt trigger high-going input threshold voltage (Vt_{HI}) has a minimum value of 0.56 x V_{DD} , then the Schmitt trigger B output will remain high for a time of at least 0.821 x R24 x C22 following a pulse at RD.

The values of R24 and C22 given in Figure 14 (470k Ω and 0.33 μ F) give a minimum RT charge time of 100ms, which is adequate for ring frequencies of 10Hz or above.

Note: The circuit will also respond to a telephone line voltage reversal. If necessary the μ C can distinguish between a Ring signal and a line voltage reversal by measuring the time that bit 6 of the FLAGS register (Ring Detect) is high.

6 Performance Specification

6.1 Electrical Performance

6.1.1 Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the device.

	Min.	Max.	Unit
Supply (V _{DD} - V _{SS})	-0.3	7.0	V
Voltage on any pin to V _{SS}	-0.3	$V_{DD} + 0.3$	V
Current			
V_{DD}	-50	50	mA
V _{SS}	-50	50	mA
Any other pin	-20	20	mA
RLYDRV pin		50	mA
D2 / P4 Package	Min.	Max.	Unit
Total Allowable Power Dissipation at T _{AMB} = 25°C		800	mW
Derating above 25°C		13	mW/°C above 25°C
Storage Temperature	-55	125	°C
Operating Temperature	-40	85	°C
D5 Package	Min.	Max.	Unit
Total Allowable Power Dissipation at T _{AMB} = 25°C		550	mW
Derating above 25°C		9	mW/°C above 25°C
Storage Temperature	-55	125	°C
Operating Temperature	-40	85	°C

6.1.2 Operating Limits

Correct operation of the device outside these limits is not implied.

	Notes	Min.	Max.	Unit
Supply (V _{DD} - V _{SS})		2.7	5.5	V
Operating Temperature		-40	85	°C
Xtal Frequency	1	3.575965	3.583125	MHz

Notes: A Xtal frequency of 3.579545MHz ±0.1% is required for correct operation.

6.1.3 Operating Characteristics

For the following conditions unless otherwise specified:

 V_{DD} = 2.7V at T_{AMB} = 25°C and V_{DD} = 3.0V to 5.5V at T_{AMB} = -40 to 85°C, Xtal Frequency = 3.579545MHz \pm 0.1%, 0dBm corresponds to 775mV $_{RMS}$.

	Notes	Min.	Тур.	Max.	Unit
DC Parameters					
I _{DD} (Zero Power mode)	1, 2		1.0		μΑ
(Running, TX- output Off, V _{DD} = 5.0V)	1		3.4	6.0	mA
(Running, TX- output Off, V _{DD} = 3.3V)	1		1.8	3.2	mA
(Running, TX- output On, V _{DD} = 5.0V)	1		3.5	6.2	mA
(Running, TX- output On, V _{DD} = 3.3V)	1		1.9	3.4	mA
Logic '1' Input Level	3	70%			V_{DD}
Logic '0' Input Level	3			30%	V_{DD}
Logic Input Leakage Current (Vin = 0 to V _{DD}), (excluding XTAL/CLOCK input)		-1.0		1.0	μА
Output Logic '1' Level (I _{OH} = 360μA)		V _{DD} -0.4			V
Output Logic '0' Level (I _{OL} = 360μA)				0.4	V
IRQ OUTPUT 'Off' State Current (V _{OUT} = V _{DD})				1.0	μΑ
Schmitt trigger input high-going threshold (Vt _{HI}) (see Figure 15)		(0.56)V _{DD}		$(0.56)V_{DD} + 0.6V$	V
Schmitt trigger input low-going threshold (Vt _{LO}) (see Figure 15)		(0.44)V _{DD} - 0.6V		(0.44)V _{DD}	V
RLYDRV 'ON' resistance to V_{SS} (V_{DD} = 5.0V)			38.0	TBD	Ω
FSK Modulator and Tx UART					
Level at TX pin.	4	-4.0	-3.0	-2.0	dBm
Twist (Mark level WRT Space level)		-2.0	0	2.0	dB
Tx 1200bps (V.23 mode)					
Baud Rate (set by UART and Xtal frequency)		1194	1200	1206	Baud
Mark (Logical 1) Frequency		1297	1300	1303	Hz
Space (Logical 0) Frequency		2097	2100	2103	Hz
Tx 75bps (V.23 mode)					
Baud Rate (set by UART and Xtal frequency)		74	75	76	Baud
Mark (Logical 1) Frequency		388	390	392	Hz
Space (Logical 0) Frequency		448	450	452	Hz
Tx 1200bps (Bell 202 mode)					
Baud Rate (set by UART and Xtal frequency)		1194	1200	1206	Baud
Mark (Logical 1) Frequency		1197	1200	1203	Hz
Space (Logical 0) Frequency		2197	2200	2203	Hz

	Notes	Min.	Тур.	Max.	Unit
Tx 150bps (Bell 202 mode)	110100		. , , , .	· · · · · · · · · · · · · · · · · · ·	<u> </u>
Baud Rate (set by UART and Xtal frequency)		149	150	151	Baud
Mark (Logical 1) Frequency		385	387	389	Hz
Space (Logical 0) Frequency		485	487	489	Hz
DTMF Transmitter					
Level at TX pin; tones in High Group	4	-1.0	0.0	1.0	dBm
Twist (level of High Group tones with respect to level of Low Group tones)			2.0		dB
Tone frequency accuracy (worst case)		-0.5		0.5	%
Tx Filter and Output Buffer					
Change in level at TX pin caused by changing Bit 2 of FSK MODE Register		2.5	3.0	3.5	dB
Buffer output signal swing; Load ≥ 500Ω.	5	2.2			V _{P-P}
FSK Demodulator and Rx UART					
Valid Input Level Range	6	-43.0		-9.0	dBm
Acceptable Twist (Mark level with respect to Space level)		-7.0		7.0	dB
Acceptable Signal to Noise Ratio	7	20.0		-	dB
Rx 1200bps (V.23 mode)					
Acceptable Rx Data Rate	8	1188	1200	1212	Baud
Mark (Logical 1) Frequency		1280	1300	1320	Hz
Space (Logical 0) Frequency		2068	2100	2132	Hz
Rx 75bps (V.23 mode)					
Acceptable Rx Data Rate	8	TBD	75	TBD	Baud
Mark (Logical 1) Frequency		TBD	390	TBD	Hz
Space (Logical 0) Frequency		TBD	450	TBD	Hz
Rx 1200bps (Bell 202 mode)					
Acceptable Rx Data Rate	8	1188	1200	1212	Baud
Mark (Logical 1) Frequency		1180	1200	1220	Hz
Space (Logical 0) Frequency		2168	2200	2232	Hz
Rx 150bps (Bell 202 mode)					
Acceptable Rx Data Rate	8	TBD	150	TBD	Baud
Mark (Logical 1) Frequency		TBD	387	TBD	Hz
Space (Logical 0) Frequency		TBD	487	TBD	Hz
2100Hz Detector					
'Will Decode' Frequency Range		2040		2235	Hz
'Will Not Decode' Frequency Range		<2010		>2265	Hz
'Off' to 'On' time	9			25	ms
'On' to 'Off' time	9	4.0			ms

	Notes	Min.	Тур.	Max.	Unit
Rx Energy Detector					
'Off' to 'On' Threshold Level	6, 10	-48.0		-43.0	dBm
Hysteresis (measured at $V_{DD} = 3.0V$ and $V_{DD} = 5.0V$)	6, 10	2.0			dB
'Off' to 'On' Time (Figure 8 Te _{ON}):	6, 10				
1200bps Rx mode				25	ms
75/150bps Rx mode				48	ms
Call Progress Detect mode				48	ms
'On' to 'Off' Time (Figure 8 Te _{OFF}):	6, 10				
1200bps Rx mode		8.0			ms
75/150bps Rx mode		20			ms
Call Progress Detect mode		20			ms
XTAL/CLOCK Input					
'High' Pulse Width	11	100			ns
'Low' Pulse Width	11	100			ns

Notes:

- At 25°C, not including any current drawn from the CMX624 pins by external circuitry other than X1, C1, and C2.
- 2. All logic inputs at V_{SS} except for RT and \overline{CS} inputs, which are at V_{DD} .
- 3. Excluding RD, RT and XTAL/CLOCK pins.
- 4. At $V_{DD} = 5.0V$, Tx output level control bit set to '1'; load resistance greater than $40k\Omega$.
- 5. For each of the TX- (if enabled) and TX+ pins, load between pin and V_{DD}/2.
- 6. Measured at the Rx Input Amplifier output (pin RXAMPOUT) for $V_{DD} = 5.0V$. The internal threshold levels are proportional to V_{DD} . To cater for other supply voltages or different signal level ranges the voltage gain of the Rx Input Amplifier should be adjusted by selecting the appropriate external components as described in Section 5.1.
- 7. Flat noise in 300-3400 Hz band for V.23, 200-3400 Hz for Bell 202.
- 8. Set by Rx UART and Xtal frequency.
- 9. 2100Hz detection requires a signal within the amplitude range given in Section 4.5.
- 10. Measured with 1300Hz signal in 1200bps mode, 390Hz for 75bps or 150bps and Call Progress mode, signal level -33dBm for time delay measurements.
- 11. Timing for an external input to the XTAL/CLOCK pin.




Figure 15: Typical Schmitt Trigger Input Voltage Thresholds vs. V_{DD}

6.1.4 Timing

Serial Bus Timings	Description	Notes	Min.	Тур.	Max.	Unit
t _{CSE}	CS -Enable to Clock-High time		100			ns
t _{CSH}	Last Clock-High to CS -High time		100			ns
t _{LOZ}	Clock-Low to Reply Output enable time		0.0			ns
t _{HIZ}	CS-High to Reply Output 3-state time				1.0	μs
t _{CSOFF}	CS-High Time between transactions		1.0			μs
t _{NXT}	Inter-Byte Time		200			ns
t _{CK}	Clock-Cycle time		200			ns
t _{CH}	Serial Clock-High time		100			ns
t _{CL}	Serial Clock-Low time		100			ns
t _{CDS}	Command Data Set-Up time		75			ns
t _{CDH}	Command Data Hold time		25			ns
t _{RDS}	Reply Data Set-Up time		75			ns
t _{RDH}	Reply Data Hold time		0			ns

Note: These timings are for the latest version of the Serial Bus as embodied in the CMX624, and allow faster transfers than the original Serial Bus.




Figure 16: Serial Bus Timing

6.2 Packaging




Figure 17: 24-pin SOIC (D2) Mechanical Outline: Order as part no. CMX624D2




Figure 18: 24-pin SSOP (D5) Mechanical Outline: Order as part no. CMX624D5




Figure 19: 24-pin PDIP (P4) Mechanical Outline: Order as part no. CMX624P4