

CMX881

Baseband Processor for PMR and Trunked Radios


D/881/2 May 2002 Advance Information

Full-Feature Audio-Processing, Signalling and Data for Half Duplex Dual-Mode Analogue PMR and Trunked Radios

Features

- Automatic signal scanning and IRQ on detection of valid Rx signals, level or RSSI
- Tone generator for caller recognition tunes
- Programmable powerdown control
- Programmable signal detection thresholds
- Low Power operation with 'Zero Power' mode
- Uncommitted Aux ADC with switchable input to monitor signals
- Meets ETS 300 086, MPT1327, PAA1382 and ETS 300 230 specifications

- Voice processing facilities, including Tx and Rx gain setting and voice/subaudio filtering
- C-BUS serial host interface
- RF interface allowing 1 or 2 point modulation
- Programmable soft limiter
- Enhanced CTCSS and 23/24 bit DCS codecs
- DTMF transmitter
- Programmable Selcall codec
- Half duplex FFSK/MSK modem, 1200/2400 b/s with CRC and parity generator/checker



1.1 Brief Description


CMX881, a full-function half-duplex audio and signalling processor IC for both PMR and Trunked radio systems suitable for complex and simple end-designs. Under the control of the host μ C, all voiceband requirements are catered for: voiceband and sub-audio filtering, pre/de-emphasis and audio routing and global level setting with single or two-point modulation in the transmit path.

The combination of CTCSS and DCS functions and Selcall operation of this product offer, under software control, increased functionality, versatility and privacy.

To cater for call setup and system signalling the CMX881 offers an embedded 1200/2400 b/s MSK/FFSK freeformat modem with checksum generation and reception and sync detection in the Rx path.

With ultra low power requirements and graduated powersave, this product only requires a smaller, lower-power μC than existing PMR or trunked radio solutions, is available in compact SSOP and TSSOP packages.

CMX881 Functions and Facilities



Half Duplex Operation

Working in a half duplex mode, when the product is in Tx the Rx sections can be powered down to extend battery life, conversely in Rx major sections of the Tx can be treated in the same manner.

Serial Control and Data Interface

C-BUS: Serial control, data and command program interface compatible with SCI, SPI and Microwire type interfaces.

Power Requirements and Economy

With an ultra low power requirement, the CMX881 operates from a single 2.7 to 5.5 Volt supply with graduated 'Sleep Mode' powersaving facilities for both Rx and Tx modes.

Signalling:

CTCSS

The CMX881 is pre-programmed with 39 standard CTCSS (+ Notone and DCS 'turn-off' code) frequencies, any one of which can be selected for reception or transmission. Decoding is aided by the use of adjustable decode bandwidths and threshold levels. Decoding is carried out rapidly thus avoiding the loss of the beginning of speech or data signals.

DCS

The DCS code is in NRZ format and is transmitted at 134.4b/s in either 23 or 24 bit patterns. The code, for transmission or reception is programmed via the host μ C with the 'turn-off' code being supplied from the CTCSS facility. Decoding is carried out rapidly thus avoiding the loss of the beginning of speech or data signals.

Selcall

This product implements a fully programmable Selcall encoder and decoder employing normal and special tones. Tone frequencies, decoder bandwidths and thresholds are programmed by the host μ C. In receive the CMX881 scans its internal tone table for a match, reporting its results to the μ C.

FFSK/MSK Data

A free-format half duplex FFSK/MSK modem. In receive this device can decode data at either automatic or manually selected 1200b/s or 2400b/s rates. Additionally, in receive, a 16-bit programmed frame sync (MPT packet-type) pattern can be detected. Data and formatting to and from the modem is under the control of the host μ C.

DTMF Tx

The CMX881, under µC control, can generate and transmit all standard DTMF tone-pairs.

Signal Monitor

An auxiliary circuit intended for the monitoring of any signal or level; both internal and external. This function can be used in conjunction with the host μC to allow such activities as: VOX operation and/or the 'wake-up' of powered-down circuitry.

Audio Processing:

Adjustable Gain Input Amplifiers

Selectable, component adjustable inputs are available for microphone or line voiceband or discriminator inputs. In either mode (Tx or Rx) the selected input can be further level adjusted under the control of the host μ C prior to signal- or audio- processing.

Voiceband and Sub-Audio Filtering with Limiting

Both Rx and Tx paths present voiceband filtering; the Tx path filter can be configured to either 12.5 or 25 kHz channel spacing whilst the Rx path also includes a sub-audio passband filter.

Voiceband Pre-emphasis and De-emphasis

Voiceband pre-emphasis is selectable to either 12.5 or 25 kHz channel configurations in the Tx path; deemphasis at -6dB/ octave is selectable in the Rx path.

Software Adjustable Gains, Volume, Mixing and Routing

Providing total flexibility of operation, this product, under μC control has the ability to select and route functions and audio and signal paths, set bandwidths and threshold levels, mix audio and sub bands and vary both input and out gain/attenuation levels. Output levels from all analogue ports can be 'ramped' up and down at independently programmed rates.

Attenuation-Adjustable Single/Two-Point Modulation Outputs

To facilitate a wide range of transmitter types, the CMX881 has the ability to provide, independently programmable, modulation outputs; for single or two-point modulation schemes.

CONTENTS

Section		<u>Page</u>
1.0	Features	1
1.1	Brief Description	1
1.2	Block Diagram	6
1.3	Signal List	
1.4	External Components	
	1.4.1 PCB Layout Guidelines and Power Supply Decoupling	
	1.4.2 Modulator Outputs	
1.5	General Description	
	1.5.1 Sleep Mode	13
	1.5.2 Auxiliary ADC	
	1.5.3 Receive Mode	
	1.5.4 Transmit Mode	21
	1.5.5 FFSK/MSK Data packeting	25
	1.5.6 C-BUS Operation	27
1.6	C-BUS Register Description	28
1.7	Application Notes	46
	1.7.1 CRC and Parity information	
1.8	Performance Specification	47
	1.8.1 Electrical Performance	47
	1.8.2 Packaging	57
<u>Table</u>		<u>Page</u>
Table	1 Concurrent Rx Signalling Modes Supported by the CMX881	14
Table 2	2 CTCSS Tones	17
Table :	3 DCS Modulation Modes	17
Table 4	4 DCS 23 Bit Codes	18
Table	5 Selcall Tones	19
Table (6 Concurrent Tx Modes Supported by the CMX881	21
Table '	7 Data Frequencies for each Baud Rate	24
Table	8 DTMF Tone Pairs and Corresponding Tx Programming Codes	25
Table	9 Maximum Data Transfer Latency	26
<u>Figure</u>		<u>Page</u>
_	1 Block Diagram	
Figure	2 Recommended External Components	9
Figure	3 Power Supply Connections and De-coupling	10
Figure	4 Modulator output components to achieve -100dB/decade roll-off	11
-	5 Rx Audio Filter Frequency Response	
_	6 De-emphasis Curve for TIA/EIA-603 Compliance	
_	7 Low Pass Sub-Audio Band Filter for CTCSS and DCS	
_	8 25kHz Channel Audio Filter Response Template	
_	9 12.5kHz Channel Audio Filter Response Template	
	10 Audio Frequency Pre-emphasis Template	
	11 Modulating Waveforms for 1200 and 2400 Baud FFSK/MSK Signals	
Figure	12 C-BUS Transactions	27

Figure 13	Possible PMR Configuration	. 46
Figure 14	C-BUS Timing	.55
Figure 15	Typical FFSK/MSK Bit Error Rate Graph	.56
Figure 16	FFSK/MSK Typical Variation of Bit Error Rate with Input Signal Level	. 56
Figure 17	Mechanical Outline of 28-pin SSOP (D6): Order as part no. CMX881D6	.57
Figure 18	Mechanical Outline of 28-pin TSSOP (E1): Order as part no. CMX881E1	.57

Note: This product is in development: Changes and additions will be made to this specification. Items marked TBD or left blank will be included in later issues.

Information in this data sheet should not be relied upon for final product design.

1.2 Block Diagram




Figure 1 Block Diagram

1.3 Signal List

Package D6, E1	Signal		Description	
Pin No.	Name	Туре		
23	V _{DD} (D)	Power	The digital positive supply rail. This pin should be decoupled to VSS(D) by a capacitor mounted close to the device pins.	
5	V _{SS(D)}	Power	The negative supply rail (digital ground).	
18	V _{DD} (A)	Power	The analogue positive supply rail. Levels and thresholds within the device are proportional to this voltage. This pin should be decoupled to VSS(A) by a capacitor mounted close to the device pins.	
9, 21	Vss(A)	Power	The negative supply rail. Both pins must be connected to analogue ground.	
1, 2		NC	No connection should be made to these pins.	
3	IRQN	O/P	A 'wire-Orable' output for connection to the Interrupt Request input of the host. This output is pulled down to $V_{SS}(D)$ when active and is high impedance when inactive. An external pull-up resistor is required.	
4	REPLY_DATA	T/S	The C-BUS serial data output to the host. This output is held at high impedance when not sending data to the host.	
6	SERIAL_CLOCK	I/P	The C-BUS serial clock input from the host.	
7	CMD_DATA	I/P	The C-BUS serial data input from the host.	
8	CSN	I/P	The C-BUS data loading control function. Data transfer sequences are initiated, and completed by the CSN signal.	

1.3 Signal List (continued)

Package D6, E1			Description	
Pin No.	Name	Type		
10	V_{BIAS}	O/P	Internally generated bias voltage of approximately $V_{DD}(A)/2$, except when bias is power-saved when V_{BIAS} will discharge to $V_{SS}(A)$. This pin should be decoupled to $V_{SS}(A)$ by a capacitor mounted close to the device pins.	
11	DISC	I/P	Input terminal of discriminator input amplifier.	
12	DISC_FB	O/P	Output / feedback terminal of discriminator input amplifier.	
13	INPUT_2	I/P	Input terminal of amplifier 2, for either a second microphone or discriminator input.	
14	INPUT_2_FB	O/P	Output / feedback terminal of input amplifier 2.	
15	MIC	I/P	Input terminal of microphone input amplifier.	
16	MIC_FB	O/P	Output / feedback terminal of microphone input amplifier.	
17	SIG_MONITOR	I/P	Signal Monitor input to the internal level detecting circuit.	
19	MOD_1	O/P	Modulator 1 output.	
20	MOD_2	O/P	Modulator 2 output.	
22	AUDIO	O/P	Output of the audio section.	
24	CLOCK/XTAL	I/P	The input to the on-chip oscillator for an external crystal or a clock circuit.	
25	CLOCK_OUT	O/P	Buffered (un-inverted) clock output available for use by other devices in the system.	
26		I/P	Test input, connect to V _{SS(D)} .	
27, 28		NC	No connection should be made to these pins.	

Notes: I/P

O/P =

Input Output 3-state Output T/S NC No Connection

1.4 External Components




Figure 2 Recommended External Components

R1	100k Ω	R9	See note 6	C6	See note 4	
R2	100k $Ω$	R10	See note 6	C7	200pF	
R3	100k $Ω$			C8	See note 4	
R4	100k $Ω$	C1	100pF	C9/10	See note 6	
R5	See note 2	C2	1nF			
R6	100k $Ω$	C3	100pF	X1	18.432MHz	See note 1
R7	See note 3	C4	100pF			
R8	100k $Ω$	C5	100pF	D1	See note 6	

Resistors ±5%, capacitors and inductors ±20% unless otherwise stated.

Notes:

- 1. X1 can be a crystal or an external clock generator; this will depend on the application. The clock drift requirement is defined in section 1.8.1. The tracks between the crystal and pin 24 and pin 5 should be as short as possible to achieve maximum stability and best start up performance.
- R5 should be selected to provide the desired dc gain (assuming C8 is not present) of the discriminator input, as follows:

$$|GAIN_{Disc}| = 100k\Omega / R5$$

The gain should be such that the resultant output at the DISC_FB pin is within the discriminator input signal range specified in section 1.8.1.

3. R7 should be selected to provide the desired dc gain (assuming C6 is not present) of the microphone input, as follows:

$$|GAIN_{Mic}| = 100k\Omega / R7$$

The gain should be such that the resultant output at the MIC_FB pin is within the microphone input signal range specified in section 1.8.1.

4. C6 and C8 should be selected to maintain the lower frequency roll-off of the microphone and discriminator inputs as follows:

C6 =
$$30nF \times |GAIN_{Mic}|$$
 and C6 > $1000\mu F / R7$
C8 = $100nF \times |GAIN_{Disc}|$ and C8 > $TBA\mu F / R5$

5. INPUT_2 and INPUT_2_FB connections allow the user to have a second discriminator or microphone input. Component connections and values are as for the networks around pins 11 and 12 or pins 15 and 16 respectively. If this input is not required pin 13 must be connected to pin 14.

6. The circuit formed by D1, C9, C10, R9 and R10 is a peak detector only required when the signal monitor is connected to an ac signal (e.g. microphone or received signal). For a dc type signal (e.g. RSSI) these components are not required. The values of C9 and R10 set the attack time, C9 and R9 set the decay time. D1 can be any suitable small signal diode. R10 should be a high enough value so as not to distort the signal source.

1.4.1 PCB Layout Guidelines and Power Supply Decoupling




Figure 3 Power Supply Connections and De-coupling

C11	10nF	C14	10μF	L1	100nH	See note 7
C12	10μF	C15	100nF	L2	100nH	See note 7
C13	10nF					

Resistors $\pm 5\%$, capacitors and inductors $\pm 20\%$ unless otherwise stated.

Notes:

The inductors L1 and L2 can be omitted but this may degrade system performance.

It is important to protect the analogue pins from extraneous inband noise and to minimise the impedance between the CMX881 and the supply and bias de-coupling capacitors. The de-coupling capacitors C11, C12, C13 and C14 should be as close as possible to the CMX881, particularly C11 and C13. It is therefore recommended that the printed circuit board is laid out with separate ground planes for the $V_{SS}(A)$ and $V_{SS}(D)$ in the area of the CMX881, with provision to make a link between them close to the CMX881.

 V_{BIAS} is used as an internal reference for detecting and generating the various analogue signals. It must be carefully decoupled, to ensure its integrity, so apart from the decoupling capacitor shown, no other loads should be connected. If V_{BIAS} needs to be used to set the discriminator mid-point reference, it must be buffered with a high input impedance buffer.

The single ended microphone input(s) and audio output must be ac coupled as shown, so their return paths can be connected to $V_{SS}(A)$ without introducing dc offsets. Further buffering of the audio output is advised.

The crystal X1 can be replaced with an external clock source if required/desired. The internal clock generating circuit can be placed in power-save mode if the clock is provided externally.

1.4.2 Modulator Outputs

The combination of CMX881 and the modulator output components, R3/C3 and R4/C4, achieve roll-off rates better than -60dB/decade. If required this can be increased to better than -100dB/decade by replacing R3/C3 and R4/C4 with the active filter circuit shown in Figure 4.




Figure 4 Modulator output components to achieve -100dB/decade roll-off

R11	$120k\Omega$	C16	220pF	
R12	$120k\Omega$	C17	440pF	(2 x C16)
R13	120k Ω	C18	220pF	,
R14	$120k\Omega$	C19	440pF	(2 x C18)

Resistors $\pm 5\%$, capacitors and inductors $\pm 20\%$ unless otherwise stated.

Notes:

8. The external op-amp must be chosen to ensure that the required signal output level can be driven within acceptable distortion limits.

1.5 General Description

The CMX881 is intended for use in half duplex analogue two way land mobile radio (LMR) equipment and is particularly suited to multi standard PMR systems. The CMX881 provides radio signal encoder and decoder functions for: Voice, Selcall, Tx DTMF, CTCSS, DCS and FFSK/MSK data permitting simple to sophisticated levels of tone control and data transfer. Power control facilities allow the device to be placed in varying levels of sleep allowing the user to fine tune the power depending on system requirements. The CMX881 includes a crystal clock generator, with buffered output, to provide a common system clock if required. A block diagram of the CMX881 is shown in Figure 1.

Tx functions

Audio

- o Single/dual microphone inputs with input amplifier and programmable gain adjustment
- Filtering selectable for 12.5kHz and 25kHz channels
- o Selectable pre-emphasis
- o 2-point modulation outputs with programmable level adjustment

Signalling

- Pre-programmed 39 tone CTCSS encoder
- o Programmable 23/24bit DCS encoder
- Programmable audio tone generator (for custom audio tones)
- o Programmable Selcall encoder
- o DTMF encoder
- o 1200/2400bps MSK modulator

Rx functions

Audio

- Single/dual demodulator inputs with input amplifier and programmable gain adjustment
- Voice-band and sub-audio rejection filtering
- o Selectable de-emphasis
- Software volume control

Signalling

- o 1 from 39 CTCSS decoder + Tone Clone mode
- o 23/24bit DCS decoder
- o Programmable Selcall decoder
- 1200/2400bps MSK demodulator and 16 bit frame sync detector
- o Signal Monitor (RSSI / Microphone / Rx channel level monitor)

Host Interface

A serial data interface (C-BUS) is used for command, status and data transfers between the CMX881 and the host μ C; this interface is compatible with microwire, SPI etc. Interrupt signals notify the host μ C when a change in status has occurred and the μ C should read the status register across the C-BUS and respond accordingly. Interrupts only occur if the appropriate mask bit has been set. See section 1.6.15.

Auxiliary (Signal Monitor) analogue signal

The CMX881 includes a Signal level monitor. This is an 8-bit successive approximation ADC and a two level signal sensor. The two level sensor facility can be used in conjunction with the power saving mode to wake up powered down blocks, and issue an interrupt on the IRQN line when the Signal exceeds the preset threshold level. The auxiliary ADC voltage reference is taken directly from the $V_{DD}(A)$ supply, so the Signal level being monitored should be derived from this supply voltage.

1.5.1 Sleep Mode

Power-on reset or C-BUS general reset places the CMX881 into sleep mode, which results in all internal blocks, except the xtal clock circuit, being placed in power-saved mode. The xtal clock circuit can be power-saved but this must be done by an explicit C-BUS command. Power saving is achieved by turning off bias current sources or disabling local clocks, as appropriate.

During system standby periods, parts of the device can be put into sleep mode by the host to conserve power. The Auxiliary ADC can be programmed so that when the level exceeds a threshold, an interrupt is issued over the C-BUS and the selected mode (Tx or Rx) "woken up" within 400µs. If this time is too long to ensure no part of the signal is lost, the DISC or MIC input and ADC path can be kept powered up whilst in standby mode. Power-on for the Bias generator is of the order of tens of milliseconds, so for auto-start-up mode, Bias must be on. The receive modes and transmit modes can also be activated by commands from the C-BUS. On wake up, activation of the various signal path stages are phased appropriately to avoid causing unwanted transients. More details are provided in section 1.6.4 on Signal Routing.

1.5.2 Auxiliary ADC

This section of the CMX881 operates in both Tx and Rx modes and can be used to monitor one of 4 signal sources: Sig_Monitor pin, MIC1, Input_2 or DISC inputs. Activity on the selected input will optionally issue an interrupt if host intervention is required. During idle periods the majority of the CMX881 can be placed into low power mode. If monitoring ac signals connected to the Sig_Monitor pin they must be rectified and filtered using passive external circuitry.

The Auxiliary ADC facility comprises an 8-bit ADC, a comparator, an 8-bit result data word and two 8-bit threshold registers, one defining the 'Signal high' level and the other the 'Signal low' level. The two threshold registers are combined into one 16-bit C-BUS register word. The ADC measures the Signal level at intervals that are set by C-BUS command.

It is advised that the interval be set to <125 μ s while waiting for a new incoming signal so that the CMX881 and host μ C can be powered up and put into the correct mode in time to avoid missing any part of the signal. The default interval period following a reset is 10.4 μ s. Power dissipation of the Auxiliary ADC can be reduced by increasing the conversion interval time.

The result of the most recent Auxiliary ADC measurement can be read over the C-BUS at any time.

The Auxiliary ADC compares each conversion result with the values in the 'Signal high' or the 'Signal low' threshold registers. The CMX881 can, for example, issue an interrupt to the host μ C to wake up the receive path when the Auxiliary ADC input exceeds the 'high' level threshold. The CMX881 can also issue an interrupt to the host μ C to indicate a weak or absent signal when it falls below the 'low' level threshold. This provides a user programmable hysteresis facility. The host must ensure that the value in the 'low' register is always less than that of the 'high' register. The options for issuing interrupts and for automatic start-up are selected by C-BUS command.

The CMX881 can be programmed to wake up its receive path automatically (automatic start-up) when the DISC input level exceeds the 'high' level threshold. While the CMX881 is in automatic receive start-up mode the DISC input must also be selected for the signal path. When not in automatic start-up mode it is recommended that the required input is selected during Auxiliary ADC operation to avoid subsequent switching of the input signal source.

The Auxiliary ADC options are controlled by the \$B2, \$B3 and \$C0 C-BUS registers.

1.5.3 Receive Mode

The CMX881 can receive voice and various signal formats: CTCSS tone, DCS code, Selcall and FFSK data at 1200 and 2400b/s. Reception of each of these signal types can be independently enabled/disabled by C-BUS command. If enabled, an interrupt will be issued to notify the host μ C of the presence and type of the incoming signal.

In receive mode the CMX881 performs signal type identification in 2 frequency bands, sub-audio (60 - 260Hz) and voice band (300 - 3kHz), to determine what type of signal is being received. When an enabled signal is detected this will be indicated to the host over the C-BUS and the CMX881 will continue to process the received signal in its band. Identification / process mode will continue in the other band. The CMX881 can process voice and simultaneously identify and process at least 2 other signal types (one in the sub-audio in parallel with one in the voice band). See Table 1 for valid combinations.

The receive gain and audio output amplifier gain can be adjusted by the host μC , via C-BUS command, to provide receive signal level adjustment and output volume control or muting.

	Sub-Audio	Voice band signalling
	All combinations of:	Any one of A - G:
		A None
With Rx Voice		B 1200b/s FFSK
Processing ¹ or	DCS	C 2400b/s FFSK
Audio Tone	Inverted DCS	D 1200 & 2400 b/s FFSK
	CTCSS	E Selcall
generation		F Selcall & 1200 b/s FFSK
		G ² Selcall & 2400 b/s FFSK

Table 1 Concurrent Rx Signalling Modes Supported by the CMX881

	Sub-Audio All combinations of:	Voice band signalling All combinations of:
No Voice Processing or Audio Tone generation	DCS Inverted DCS CTCSS	Selcall 1200b/s FFSK 2400b/s FFSK

¹ Including optional de-emphasis and companding

By disabling all the decoding modes, the device can be configured to receive voice only signals with no decoding of the voice band, CTCSS or DCS signalling. This will result in reception of all signals as if they are voice. In this case it is up to the user/host μ C to respond appropriately to incoming signals.

The CMX881 operates in half duplex, so whilst in receive mode the transmit path (microphone input and modulator output amplifiers) can be disabled and powered down if required. The AUDIO output signal level is equalised (to V_{BIAS}) before switching between the audio port and the modulator ports, to minimise unwanted audible transients. The Off/Power-save level of the modulator outputs is the same as the V_{BIAS} pin, so the audio output level must also be at this level before switching.

² Option G is only available if Rx companding is not enabled

1.5.3.1 Receiving Voice Band Signals

When a voice based signal is being received, it is up to the μ C, in response to signal status information provided by the CMX881, to control muting/enabling of the voice band signal to the AUDIO output.

The discriminator path through the device has a programmable gain stage. Whilst in receive mode this should normally be set to 0dB (the default) gain.

Receive Filtering

The incoming signal is filtered, as shown in Figure 5, to remove sub-audio components and to minimise high frequency noise. When appropriate the voice signal can then be routed to the AUDIO output.




Figure 5 Rx Audio Filter Frequency Response

De-emphasis

Optional de-emphasis at -6dB per octave from 300Hz to 3000Hz (shown in Figure 6) can be selected to facilitate compliance with TIA/EIA-603.




Figure 6 De-emphasis Curve for TIA/EIA-603 Compliance

1.5.3.2 Receiving and Decoding CTCSS Tones

The CMX881 is able to accurately detect valid CTCSS tones quickly to avoid losing the beginning of voice or possibly data transmissions, and is able to continuously monitor the detected tone with minimal probability of falsely dropping out. The received signal is filtered in accordance with the template shown in Figure 7, to prevent signals outside the sub-audio range from interfering with the sub-audio tone detection.




Figure 7 Low Pass Sub-Audio Band Filter for CTCSS and DCS

Once a valid CTCSS tone has been detected, the voice band signal can be passed to the audio output. The voice band signal is extracted from the received signal by band pass filtering as shown in Figure 5.

To help decode received CTCSS tones adjustable decoder bandwidths and threshold levels permit decode certainty and signal to noise performance to be traded when congestion or range limits the system performance. This entails setting the tone decoder bandwidth and threshold level in P2.1 of the Programming register (\$C8) and programming the Audio & CTCSS Control register with the desired tone.

Tone Cloning 2:

Tone CloningTM facilitates the detection of CTCSS tones 1 to 39 in receive mode. This allows the device to non-predictively detect any tone in the range of valid tones, the received tone number will be reported in the Tone Status register. Tone CloningTM is set in the Audio & CTCSS Control register and will only be active when CTCSS is enabled in the Mode register.

 $^{^{\}mathsf{TM}}$ Tone Cloning is a trademark of CML Microsystems Plc.

Table 2 lists the CTCSS tones available, these are the numbers written or reported in: Audio & CTCSS Control register (\$C2) and Tone Status register (\$CC).

Table 2 CTCSS Tones

Tone Number	Freq. (Hz)	Tone Number	Freq. (Hz)
001	No Tone	20	131.8
01	67.0	21	136.5
02	71.9	22	141.3
03	74.4	23	146.2
04	77.0	24	151.4
05	79.7	25	156.7
06	82.5	26	162.2
07	85.4	27	167.9
08	88.5	28	173.8
09	91.5	29	179.9
10	94.8	30	186.2
11	97.4	31	192.8
12	100.0	32	203.5
13	103.5	33	210.7
14	107.2	34	218.1
15	110.9	35	225.7
16	114.8	36	233.6
17	118.8	37	241.8
18	123.0	38	250.3
19	127.3	39	69.3

Notes:

Tone number 00 in the Tone Status register (\$CC) indicates that none of the above subaudio tones is being detected - see also section 1.6.19. If tone number 00 is programmed into the Audio & CTCSS Control register (\$C2) no tone will be scanned for. If CTCSS transmit is selected this tone setting will cause the CTCSS generator to output no signal.

1.5.3.3 Receiving and Decoding DCS Codes

DCS Code is in NRZ format and transmitted at 134.4 ± 0.4 bps. The CMX881 is able to decode any 23 or 24 bit pattern in either of the two DCS modulation modes defined by TIA/EIA-603 and described in Table 3. The CMX881 can detect a valid DCS Code quickly enough to avoid losing the beginning of voice transmissions.

Table 3 DCS Modulation Modes

Modulation Type:	Data Bit:	FM Frequency Change:
Α	0	Minus frequency shift
	1	Plus frequency shift
B 0		Plus frequency shift
	1	Minus frequency shift

The CMX881 detects the DCS code that matches the programmed code defined in the 'DCS Code' words (P2.2-3) in the Programming register (\$C8).

To detect the pre-programmed DCS code the signal is low pass filtered to suppress all but the sub-audio band using the filter shown in Figure 7. Further equalisation filtering, signal slicing and level detection are done to extract the code being received. The extracted code is then matched with the programmed 23 or 24-bit DCS code to be recognised, in the order least significant first through to most significant DCS code bit last. Table 4 shows a selection of valid 23-bit DCS codes, this does not preclude other codes being programmed. Recognition of a valid DCS Code will be flagged if the decode is successful (3 or less errors). A failure to decode is indicated by a '0' flag. This flag is updated after the decoding of every 4th bit of the incoming signal.

Once a valid DCS Code has been detected, the voice band signal can be passed to the AUDIO output under the control of the host μ C. The voice signal is extracted from the received input signal by band pass filtering; see Figure 5.

More details for programming DCS Codes are provided in section 1.6.20.3.

The end of DCS transmissions is indicated by a 134.4 ± 0.5 Hz tone for 150-200ms. Detection of the turn-off tone is enabled whenever DCS receive is active. When a DCS turn-off tone is detected it will cause a DCS interrupt; the receiver audio output can then be muted by the host.

Table 4 DCS 23 Bit Codes

DCS Code	DCS bits 22-12	DCS bits 11-0
023	763	813
025	6B7	815
026	65D	816
031	51F	819
032	5F5	81A
043	5B6	823
047	0FD	827
051	7CA	829
054	6F4	82C
065	5D1	835
071	679	839
072	693	83A
073	2E6	83B
074	747	83C
114	35E	84C
115	72B	84D
116	7C1	84E
125	07B	855
131	3D3	859
132	339	85A
134	2ED	85C
143	37A	863
152	1EC	86A
155	44D	86D
156	4A7	86E
162	6BC	872
165	31D	875
172	05F	87A

DCS	DCS	DCS				
Code	bits	bits				
Code	22-12	11-0				
174	18B	87C				
205	6E9	885				
223	68E	893				
226	7B0	896				
243	45B	8A3				
244	1FA	8A4				
245	58F	8A5				
251	627	8A9				
261	177	8B1				
263	5E8	8B3				
265	43C	8B5				
271	794	8B9				
306	0CF	8C6				
311	38D	8C9				
315	6C6	8CD				
331	23E	8D9				
343	297	8E3				
346	3A9	8E6				
351	0EB	8E9				
364	685	8F4				
365	2F0	8F5				
371	158	8F9				
411	776	909 90A				
	412 79C					
413 3E9		90B 913				
423						
431	6C5	919				
432	62F	91A				

DCS Code	DCS bits	DCS bits					
	22-12	11-0					
445	7B8	925					
464	27E	934					
465	60B	935					
466	6E1	936					
503	3C6	943					
506	2F8	946					
516	41B	94E					
532	0E3	95A					
546	19E	966					
565	0C7	975					
606	5D9	986					
612	671	98A					
624	0F5	994					
627	01F	997					
631	728	999					
632	7C2	99A					
654	4C3	9AC					
662	247	9B2					
664	393	9B4					
703	22B	9C3					
712	0BD	9CA					
723	398	9D3					
731	1E4	9D9					
732	10E	9DA					
734	0DA	9DC					
743	14D	9E3					
754	20F	9EC					

1.5.3.4 Receiving and Decoding Selcall Tones

Selcall tones can be used to flag the start and end of a call. They may also occur during a call in which case the tone may be audible at the receiver. If enabled, an interrupt will be issued when a signal matching a valid Selcall tone is detected and when a present Selcall tone turns off or changes (i.e. at the start and at the end of each Selcall tone). The audio path can then be turned on and off at the appropriate times under control of the host μC .

The CMX881 implements a fully programmable Selcall encoder / decoder. The frequency of each tone is defined in the Program registers P1.2-18. See section 1.6.20 for programming details.

In receive the CMX881 scans through the tone table sequentially, the code reported will be the first one that matches the incoming frequency.

Adjustable decoder bandwidths, threshold levels are programmable via the Programming register and permits certainty of detection and signal to noise performance to be traded when congestion or range limits the system performance. The Selcall signal is derived from the received input signal after the band pass filtering shown in Figure 5.

Table 5 lists the Selcall codes available, these are 5 bit numbers set or reported in: Tx Tone register (\$C3) and Tone Status register (\$CC).

_													
Special / Information Tones (5 th bit = 0)													
	<u> </u>												
4 bit	Code	Frequency set in											
Dec	Hex	Program register:											
0	0	No Tone											
1	1												
2	2												
3													
4	4												
5	5 6												
6		1.42											
7	7	1-13 Reserved											
8	8	Reserved											
9	9												
10	Α												
11	В												
12	С												
13	D												
14	Е	P1.2 ^{1,2}											
15	F	Reserved											

Table 5 Selcall Tones

Normal Tones (5 th bit = 1)									
4 bit	Code	Frequency set in							
Dec	Hex	Program register:							
0	0	P1.3 ¹							
1	1 2 3 4 5 6 7	P1.4 ¹							
1 2 3 4	2	P1.5 ¹							
3	3	P1.6 ¹							
4	4	P1.7 ¹							
5	5	P1.8 ¹							
6	6	P1.9 ¹							
7	7	P1.10 ¹							
8	8	P1.11 ¹							
9	9	P1.12 ¹							
10	Α	P1.13 ¹							
11	В	P1.14 ¹							
12	A B C D	P1.15 ¹							
13	D	P1.16 ¹							
14	Е	P1.17 ¹							
15	F	P1.18 ¹							

Notes:

- Special tone 14, and Normal tones 0 15 provide user programmable tone options for both transmit and receive modes as set in the indicated Program register, for programming information see section 1.6.20.2. To ensure correct operation tones should not be programmed with overlapping detect bandwidths.
- 2 Special tone 14 is the repeat tone, this code is must be used in transmit when the new code to be sent is the same as the previous one. e.g. to send '333' the sequence '3R3' should be sent, where 'R' is the repeat tone. When receiving Selcall tones the CMX881 will indicate the repeat tone when it is received, it is up to the host to interpret this and decode tones accordingly.

1.5.3.5 Receiving FFSK Signals

The CMX881 can decode incoming FFSK/MSK signals at either 1200 or 2400 baud data rates. It can achieve this by deriving the baud rate from the received signal. Alternatively a control word may set the baud rate, in which case the device only responds to signals operating at that rate. The form of FFSK/MSK signals for these baud rates, excluding noise, is shown in Figure 11.

The received signal is filtered and data is extracted. A PLL is used to extract the clock from the recovered serial data stream. The recovered data is stored in a 2 byte buffer (grouped into 16-bit words) and an interrupt issued to indicate received data is ready. Data is transferred over the C-BUS, controlled by host instructions. If this data is not read before the next data is decoded it will be overwritten. The MSK bit clock is not output externally. It is up to the user to ensure that the data is transferred at an adequate rate following data ready being flagged, see Table 9.

The extracted data is compared with the 16 bit programmed frame sync pattern. It is preset to \$C4D7 following a RESET command. An interrupt will be flagged when the programmed frame sync pattern is detected. The host may stop the frame sync search by disabling the MSK demodulator.

FFSK may be transmitted in conjunction with a CTCSS or DCS sub-audio component. The device will handle the sub-audio signals as already described. If a sub-audio signal turns off during reception of FFSK, it is up to the host μ C to turn off the FFSK decoding as the device will continue receiving and processing the incoming signal until commanded otherwise by the host μ C.

The host must keep track of the message length or otherwise determine the end of reception (e.g. by using sub-audio information or the Auxiliary ADC to check for signal level) and disable the FFSK demodulator at the appropriate time.

If required the FFSK/MSK signal can undergo de-emphasis by setting the required bit in the Programming register P0.0.

1.5.4 Transmit Mode

The device operates in half duplex, so when the device is in transmit mode the receive path (discriminator and audio output amplifiers) should be disabled, and can be powered down, by the host μ C.

Two modulator outputs with independently programmable gains are provided to facilitate single or two-point modulation, separate sub-audio and voice band outputs. If one of the modulator outputs is not used it can be disabled to conserve power.

To avoid erroneous transmission of out of band frequencies when changing from Rx to Tx the MOD_1 and MOD_2 outputs are ramped to the quiescent modulator output level, V_{BIAS} before switching. Similarly, when starting a transmission, the transmitted signal strength is ramped up from the quiescent V_{BIAS} level and when ending a transmission the transmitted signal strength is ramped down to the quiescent V_{BIAS} level. The ramp rates are set in the Programming register P4.6. When the modulator outputs are disabled, their outputs will be set to V_{BIAS} . When the modulator output drivers are powered down, their outputs will be floating (high impedance), so the RF modulator will need to be turned off.

Sub-Audio	Voice band
CTCSS	
CTCSS +	Voice
CTCSS +	Selcall
CTCSS +	FFSK/MSK
CTCSS +	DTMF
DCS	
DCS +	Voice
DCS +	Selcall
DCS +	DTMF
DCS +	FFSK/MSK
	DTMF
	Voice
	Selcall
	FFSK/MSK

Table 6 Concurrent Tx Modes Supported by the CMX881

For all transmissions the host must only enable signals after the appropriate data and settings for those signals are loaded into the C-BUS registers. As soon as any signalling is enabled the CMX881 will use the settings to control the way information is transmitted.

A programmable gain stage in the microphone input path facilitates a host controlled VOGAD capability.

1.5.4.1 Processing Voice Signals for Transmission over Analogue Channels

The microphone input(s), with programmable gain, can be selected as the voice input source. Preemphasis is selectable with either version of the 2 analogue Tx audio filters (for 12.5kHz and 25kHz channel spacing). These are designed for use in ETS-300-086 and/or TIA/EIA-603 compliant applications. Both filters attenuate sub-audio frequencies below 250Hz by more than 33dB wrt the signal level at 1kHz. These filters together with a built in limiter help ensure compliance with ETS-300-086 (25kHz and 12.5kHz channel spacing) when levels and gain settings are set up correctly in the target system.




Figure 8 25kHz Channel Audio Filter Response Template

The filter characteristics of the 12.5kHz channel filter fits the filter template shown in Figure 9 (solid outline). This filter also facilitates implementation of systems compliant with TIA/EIA-603 'A' and 'B' bands. To achieve attenuation above 3kHz of better than -100dB/decade for TIA/EIA-603 'C' bands (dashed outline), additional external circuitry is required, such as suggested in section 1.4.2.




Figure 9 12.5kHz Channel Audio Filter Response Template

The CMX881 provides selectable pre-emphasis filtering of +6dB per octave from 300Hz to 3000Hz, matching the template shown in Figure 10.




Figure 10 Audio Frequency Pre-emphasis Template

Modulator Output Routing

The sub-audio component can be combined with the voice band signal and this composite signal routed to both MOD_1 and MOD_2 outputs, or the sub-audio and voice band signal can be output separately (sub-audio to MOD_2 and voice band to MOD_1), in accordance with the settings of the Signal Routing register (\$B1).

1.5.4.2 CTCSS Tone

The sub-audio CTCSS tone generated is defined in the Tx CTCSS register (\$C2). Table 2 lists the CTCSS tones and the corresponding value for programming the TX TONE bits.

1.5.4.3 DCS Code

A 23 or 24-bit sub-audio DCS Code can be generated, as defined by the 'DCS Code' words (P2.4-5) of the Programming register (\$C8); the same DCS Code pattern is used for detection and transmission. The DCS Code is NRZ encoded at 134.4±0.4 bits/s, low pass filtered and added to the voice band signal, prior to passing the signal to the modulator output stages. Valid 23-bit DCS codes and the corresponding settings for the DCS Code Register are shown in Table 4, this does not preclude other codes being programmed. The least significant bit of the DCS code is transmitted first and the most significant bit is transmitted last. The CMX881 is able to encode and transmit either of the two DCS modulation modes defined by TIA/EIA-603 and described in Table 3.

To signal the end of the DCS transmission, the host should set the special sub-audio bits in the Audio & CTCSS Control register (\$C2) to enable the DCS turn off tone for 150ms to 200ms. After this time period has elapsed the host should then disable DCS in the Mode register (\$C1). The CMX881 has specific capability to ensure a smooth transmission from DCS code to CTCSS tone so that the 'turn off' tone is issued in phase with the last DCS code bit transmitted.

D/881/2

1.5.4.4 Transmitting Selcall Tones

The Selcall tone to be generated is defined in the Tx Tone register (C3). The tone level is set in the Programming register (P1.0). The Selcall tone must be transmitted without other signals in the voice band, so the host μ C must disable the voice path prior to initiating transmission of a Selcall tone, and restore the voice path after the Selcall tone transmission is complete. Table 5 shows valid Selcall tones, together with the values for programming the Selcall bits of the Tx Tone register.

Custom Selcall tone frequencies are set in the program register (\$C8) P1.2-18. See section 1.6.20.2 for programming details.

1.5.4.5 Transmitting FFSK/MSK Signals

The FFSK/MSK encoding operates in accordance with the bit settings in the Modem Control register (\$C7). When enabled the MSK modulator will immediately begin transmitting data using the settings and values in the Tx Data and General Control register(s) and block 0 of the Programming Register. Therefore, these registers should be programmed to the required value before transmission is enabled.

The CMX881 generates it's own internal data clock and converts the binary data into the appropriately phased frequencies, as shown in Figure 11 and Table 7. The binary data is taken from register \$CA, most significant bit first. The following data words must be provided over the C-BUS within certain time limits to ensure the selected baud rate is maintained. The time limits will be dependent on the data coding being used, see Table 9.

If required the FFSK/MSK signal can undergo pre-emphasis by setting the required bit in the Programming register P0.0.




Figure 11 Modulating Waveforms for 1200 and 2400 Baud FFSK/MSK Signals

The table below shows the combinations of frequencies and number of cycles to represent each bit of data, for both baud rates.

Baud Rate	Data	Frequency	Number of Cycles
1200 baud 1		1200Hz	one
	0	1800Hz	one and a half
2400 baud	1	1200Hz	half
	0	2400Hz	one

Table 7 Data Frequencies for each Baud Rate

Note: FFSK may be transmitted in conjunction with a CTCSS or DCS sub-audio component.

1.5.4.6 Transmitting DTMF Tones

The DTMF signals to be generated are defined in the TX TONE register (\$C3). Single tones and twist (lower frequency tone reduced by 2dB) can be enabled by setting the appropriate bit in the \$C3 register to '1'. The DTMF level is set in programming register P1.0. The DTMF tones must be transmitted on their own within the voice band, the host μ C must disable other voice band signals prior to initiating transmission of the DTMF tones, and (if required) restore the voice band signals after the DTMF transmission is complete. Table 8 shows the DTMF tone pairs, together with the values for programming the 'Tone Pair' field of the TX TONE register.


Tone Pair	Key Pad	Low Tone	High Tone
Code (Hex)	Position	(Hz)	(Hz)
1	1	<u>697</u>	1209
2	2	<u>697</u>	1336
3	3	<u>697</u>	1477
4	4	<u>770</u>	1209
5	5	<u>770</u>	1336
6	6	<u>770</u>	1477
7	7	<u>852</u>	1209
8	8	852	<u>1336</u>
9	9	852	<u>1477</u>
Α	0	941	<u>1336</u>
В	*	941	<u>1209</u>
С	#	941	<u>1477</u>
D	Α	697	<u>1633</u>
Е	В	770	<u>1633</u>
F	С	852	<u>1633</u>
0	D	<u>941</u>	1633

Table 8 DTMF Tone Pairs and Corresponding Tx Programming Codes

Note: Only the underlined tone is generated when the 'Single Tone' bit is enabled.


1.5.5 FFSK/MSK Data packeting

The CMX881 has a built in 15 bit CRC and 1 bit parity generator / checker to ease host processing during transmission and reception of data packets. The CRC / parity function can be used with any length message in both Tx and Rx modes. In Tx the host may reset, add to or send the 2 byte checksum at any byte boundary in the data sequence. In Rx the host may reset the checking circuit at any byte boundary and the CMX881 will indicate for each subsequent byte if the preceding bytes satisfied the CRC and parity requirements.



Notes: 1 The Tx CRC and Enable CRC bits are controlled by writing to the Tx Data register 2 Actions requiring a C-BUS transfer






BS = Bit sync

FS = Frame sync

- 1 The Enable CRC bit is controlled by writing to the Tx Data register
- 2 Actions requiring a C-BUS transfer
- 3 The Checksum bit is read from the Rx Data register

1.5.5.1 Tx Hang bit

When transmitting FFSK data the user should terminate the data with a hang bit, this is recommended regardless of whether the on-chip data formatting is used. The host must set the 'Last Data' bit in the Tx Data register (\$CA) when the message is required to end. This will append a hang bit onto the end of the current byte and generate (if enabled) an interrupt when the last Tx data has left the modulator.



CS = Checksum BS = Bit syncFS = Frame sync 0, 1, ... Data bytes

1 The Tx CRC, Enable CRC and Last Data bits are changed by writing to the Tx Data

Notes: register

2 Actions requiring a C-BUS transfer

Data Buffer Timing

Data must be transferred at the rate appropriate to the signal type and data format. The CMX881 buffers signal data in the lower 8-bits of a 16 bit register. The CMX881 will issue interrupts to indicate when data is available or required. The host must respond to these interrupts within the maximum allowable latency for the signal type. Table 9 shows the maximum latencies for transferring signal data to maintain appropriate data throughput.

Table 9 Maximum Data Transfer Latency

Data type	Max time to read from or write to data buffer	Data buffer size				
1200b/s MSK	6.6ms	8 bits				
2400b/s MSK	3.3ms	8 bits				

1.5.6 C-BUS Operation

This block provides for the transfer of data and control or status information between the CMX881's internal registers and the μ C over the C-BUS serial interface. Each transaction consists of a single Register Address byte sent from the μ C which may be followed by one or more data byte(s) sent from the μ C to be written into one of the CMX881's Write Only Registers, or one or more data byte(s) read out from one of the CMX881's Read Only Registers, as illustrated in Figure 12.

Data sent from the μ C on the Command Data line is clocked into the CMX881 on the rising edge of the Serial_Clock input. Reply Data sent from the CMX881 to the μ C is valid when the Serial_Clock is high. The CSN line must be held low during a data transfer and kept high between transfers. The C-BUS interface is compatible with most common μ C serial interfaces and may also be easily implemented with general purpose μ C I/O pins controlled by a simple software routine.

The number of data bytes following an A/C byte is dependent on the value of the A/C byte. The most significant bit of the address or data are sent first. For detailed timings see section 1.8.1.




Figure 12 C-BUS Transactions

Notes:

- 1. For Command byte transfers only the first 8 bits are transferred (\$01 = Reset).
- 2. For single byte data transfers only the first 8 bits of the data are transferred.
- 3. The CMD_DATA and REPLY_DATA lines are never active at the same time. The Address byte determines the data direction for each C-BUS transfer.
- 4. The Serial Clock input can be high or low at the start and end of each C-BUS transaction.
- 5. The gaps shown between each byte on the CMD_DATA and REPLY_DATA lines in the above diagram are optional, the host may insert gaps or concatenate the data as required.

1.6 C-BUS Register Description

1.6.1 C-BUS Register Summary

C-BUS Write Only Registers

ADDR. (hex)	REGISTER	Word Size (bits)
\$01	C-BUS RESET	0
\$B0	ANALOGUE GAIN	16
\$B1	SIGNAL ROUTING	16
\$B2	AUXILIARY ADC THRESHOLDS	16
\$B3	AUXILIARY ADC CONTROL	8
\$C0	POWER DOWN CONTROL	16
\$C1	MODE CONTROL	16
\$C2	AUDIO & CTCSS CONTROL	16
\$C3	TX TONE	16
\$C8	PROGRAMMING REGISTER	16
\$CA	TX DATA	16
\$CD	AUDIO TONE	16
\$CE	INTERRUPT MASK	16
\$CF	RESERVED REGISTER ADDRESS	16

The C-BUS address \$CF is allocated for production testing and must not be accessed in normal operation.

C-BUS Read Only Registers

ADDR (hex)	REGISTER	Word Size (bits)
\$B4	AUXILIARY ADC DATA	8
\$C5	RX DATA	16
\$C6	STATUS	16
\$CC	TONE STATUS	16

Interrupt Operation

The CMX881 will issue an interrupt on the IRQN line when the IRQ bit (bit 15) of the Status register and the IRQ Mask bit (bit 15) are both set to '1'. The IRQ bit is set when the state of the interrupt flag bits in the Status register change from a '0' to a '1' and the corresponding mask bit(s) in the Interrupt Mask register is(are) set.

All interrupt flag bits in the Status register except the Programming Flag (bit 0) are cleared and the interrupt request is cleared following the command/address phase of a C-BUS read of the flag register. The Programming Flag bit is set to '1' only when it is permissible to write a new word to the Programming register.

1.6.2 \$01 C-BUS RESET: address only.

The reset command has no data attached to it. It sets the device registers into the states listed below.

Addr.	REG.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$B0	ANALOGUE GAIN	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$B1	SIGNAL ROUTING	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$B2	AUXILIARY ADC THRESHOLDS	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
\$B3	AUXILIARY ADC TIMING									0	0	0	0	0	0	0	0
\$B4	AUXILIARY ADC DATA									Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
\$C0	POWER DOWN CONTROL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$C1	MODE CONTROL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$C2	AUDIO & CTCSS CONTROL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$C3	TX TONE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$C5	RX DATA	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х
\$C6	STATUS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$C7	Reserved Register Address	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$C8	PROGRAMMING REGISTER	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$CA	TX DATA	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$CC	TONE STATUS	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$CD	AUDIO TONE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$CE	INTERRUPT MASK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$CF	Reserved Register Address	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Following a C-BUS reset all of the programming registers (P0 - P4) are reset to zero except the following:

P0.0 & P0.2	Frame Sync LSB	-	-	-	-	0	0	0	0	1	1	0	1	0	1	1	1
P0.1 & P0.3	Frame Sync MSB	-	-	-	•	0	0	0	0	1	1	0	0	0	1	0	0

This initiates the device with the MSK frame sync pattern of \$C4D7.

1.6.3 \$B0 ANALOGUE GAIN: 16-bit write-only

Bit: 15 14 13 12 11 10 9 7 5 3 2 MOD_1 MOD_2 Input **Audio Output** Inv_2 0 Inv_1 Attenuation Attenuation Gain Attenuation

Bits 15 and 11 set the phase of the MOD_1 and MOD_2 outputs. When set to '0' the 'true' signal (0° phase shift) will be produced, when set to '1' the signal will be inverted (180° phase shift). This can be useful when interfacing with rf circuitry or when generating an inverted turn off code for CTCSS. Any change will take place immediately after these bits are changed.

The output paths provide user programmable attenuation stages to independently adjust the output levels of the modulators. Finer level control of the MOD_1 and MOD_2 outputs can be achieved with the FINE OUTPUT GAIN 1 and FINE OUTPUT GAIN 2 registers (P4.2-3).

Bit 14	Bit 13	Bit 12	MOD_1 Output Attenuation
0	0	0	>40dB
0	0	1	12dB
0	1	0	10dB
0	1	1	8dB
1	0	0	6dB
1	0	1	4dB
1	1	0	2dB
1	1	1	0dB

Bit 10	Bit 9	Bit 8	MOD_2 Output Attenuation
0	0	0	>40dB
0	0	1	12dB
0	1	0	10dB
0	1	1	8dB
1	0	0	6dB
1	0	1	4dB
1	1	0	2dB
1	1	1	0dB

Bit 7 is reserved - set to 0.

Bits 6 to 4 control the input path programmable gain stage - useful when amplifying low power voice signals from the microphone inputs. Finer gain control can be achieved with the 'FINE INPUT GAIN' control register (P4.0). In receive mode it is recommended to set the gain to 0dB.

	Bit 6	Bit 5	Bit 4	Input Gain
,	0	0	0	0dB
	0	0	1	3.2dB
	0	1	0	6.4dB
	0	1	1	9.6dB
	1	0	0	12.8dB
	1	0	1	16.0dB
	1	1	0	19.2dB
	1	1	1	22.4dB

Bit 3	Bit 2	Bit 1	Bit 0	Audio Output Attenuation
0	0	0	0	>60dB
0	0	0	1	44.8dB
0	0	1	0	41.6dB
0	0	1	1	38.4dB
0	1	0	0	35.2dB
0	1	0	1	32.0dB
0	1	1	0	28.8dB
0	1	1	1	25.6dB
1	0	0	0	22.4dB
1	0	0	1	19.2dB
1	0	1	0	16.0dB
1	0	1	1	12.8dB
1	1	0	0	9.6dB
1	1	0	1	6.4dB
1	1	1	0	3.2dB
1	1	1	1	0dB

Bits 3 to 0 control the output path programmable attenuation stage to adjust the volume of the audio output signal. Finer volume control can be achieved with the 'FINE OUTPUT GAIN 1' control register (P4.2).

1.6.4 \$B1 SIGNAL ROUTING: 16-bit write-only

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	Tx MOD MOD_2	D_1 and Routing	0	0	0	0	0	0		ogue elect	AUI o/p s		Ramp Up	Ramp Down

Bits 15 and 14 reserved - set to 0.

Bits 13 and 12 select the routing of the transmit signals allowing 1 or 2 point modulation and interfaces.

Bit 13	Bit 12	Tx MOD_1 and MOD_2 routing
0	0	Tx, MOD_1 and MOD_2 outputs set to bias.
0	1	Tx, In band signals to MOD_1, Subaudio signals to MOD_2
1	0	Tx, In band and Subaudio to MOD_1, MOD_2 set to bias Tx, In band and Subaudio to both MOD_1 and MOD_2
1	1	Tx, In band and Subaudio to both MOD_1 and MOD_2

'Voice' in this context refers to any of the 'in-band' signals; Voice, Selcall tone DTMF etc.

Bits 11 to 6 are reserved - set to 0.

Bit 5	Bit 4	Analogue Input select
0	0	No input selected (Input = V _{BIAS})
0	1	Input amplifier 2 (Input_2 i/p)
1	0	Microphone (MIC i/p)
1	1	Discriminator (DISC i/p)

Bit 3	Bit 2	AUDIO output select
0	0	No input selected (Input = V _{BIAS})
0	1	Received Voice signal
1	0	MOD_1 signal (for Tx monitoring)
1	1	Reserved, do not use

When bits 1 or 0 are set to '1' output signals are ramped up (bit 1) or ramped down (bit 0) to reduce transients in the transmitted signal. Time to ramp up / down is set in the 'Ramp Rate Control' section of the Programming register (P4.6).

1.6.5 \$B2 AUXILIARY ADC THRESHOLDS: 16-bit write-only

	Ψ-				•					~ ~,						
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	: 15 14 13 12 11 10 9 High Threshold [Range: 0 to 255]								L	_ow Thr	eshold [l	Range:	0 to 255]		

If the selected signal level exceeds the High Threshold, the 'Signal High' bit of the Status register will be set to 1. If the Signal level falls below the Low Threshold, the 'Signal Low' bit of the Status register will be set to 1. If the corresponding interrupt bit is enabled, a C-BUS interrupt will be generated. These status bits are cleared when the Status register is read. The behaviour of the CMX881 is not defined if the high threshold is less than the low threshold.

Threshold resolution: V_{DD}(A)/256 per LSB

Threshold accuracy: ±2 LSB

Differential linearity: ±1 LSB [monotonic]

The 'Auxiliary ADC Thresholds' register must not be updated whilst the Auxiliary ADC is enabled.

1.6.6 \$B3 AUXILIARY ADC CONTROL: 8-bit write-only

Bit:	7	6	5	4	3	2	1	0
	Aux ADC	i/p select			Conversion	on Interval		

The 'Conversion Interval' (bits 5 to 0) defines the time between measurements whilst the Auxiliary ADC is enabled. This allows the user to trade-off device power consumption with response time.

Auxiliary ADC power = $0.5 \text{mW/V}_{DD}(A)/\text{conversion}$ (approximate) Conversion Interval = $10.4 \mu \text{s}$ per LSB. (approximate)

The user should set an interval to ensure that no part of a received signal is missed, so that the signal type can be correctly identified. If using the Rx Auto start-up feature the recommended maximum Conversion Interval is 125µs. The 'Auxiliary ADC' register must not be updated whilst the Aux ADC is enabled.

The Aux ADC i/p select (bits 7 to 6) control the input to the Auxiliary ADC. Control is independent of the Analogue i/p select bits and hence the Aux ADC can monitor any one of the 4 inputs independently.

Bit 7	Bit 6	Auxiliary ADC input from:
0	0	Signal monitor (Sig_Monitor i/p)
0	1	Input amplifier 2 (Input_2 i/p)
1	0	Microphone (MIC i/p)
1	1	Discriminator (DISC i/p)

1.6.7 \$C0 POWER DOWN CONTROL: 16-bit write-only

.0.7	the state of the s											
Bit:	<u>15</u>	<u>14</u>	<u>13</u>	<u>12</u>	<u>11</u>	<u>10</u>	6	<u>8</u>				
	MIC amp	Input 2 amp	<u>Disc</u> amp	<u>Input</u> <u>Gain</u>	Output Fine Gain 1	Output Fine Gain 2	O/P Coarse Gain 1	O/P Coarse Gain 2				
Bit:	<u>7</u>	6	<u>5</u>	4	3	2	1	0				
	<u>Audio</u> Output	BIAS	<u>Signal</u> <u>Processing</u>	Prog Reg Save	Xtal_N	Clock_Out_N	Enable Aux ADC	Rx Auto start-up				

Bits 15 to 5 provide the power control of the specified blocks. If a bit is '1', the corresponding block is on, else it is powered down. Bits 15 to 7 and 5 (underlined in above table) are temporarily cleared to '0' (powered down) when the Mode Select (bits 1 and 0 in the Mode register) are both set to '1' (power save mode). Individual control of these blocks is obtained when either of the Mode Select bits are set to '0'. A C-BUS or Power up reset clears all bits in this register to '0'.

If bit 5 is '0' the internal signal processing blocks are reset and placed into a power-save mode.

If bit 4 is set to a '1' the program registers (1.6.20) are not reset after a Rx Auto start-up or when the Signal Processing blocks come out of power save. If bit 4 is set to '0' the program registers will be reset to the C-BUS or Power-up reset state whenever the Signal Processing blocks come out of power save.

Bits 3 and 2 control the xtal clock circuit. The xtal circuit is powered down by setting bit 3 to '1'. Note: The Clock/Xtal pin may be driven by an external clock source regardless of the setting of these bits. The Clock_Out pin is disabled (held low) by setting bit 2 to '1'. After a Power-up or C-BUS reset bits 2 and 3 are cleared to '0', so that both the xtal circuit and clock output are enabled.

Bit 1 controls the Auxiliary ADC. If set to '1' the Auxiliary ADC will generate interrupts in accordance with the settings of the interrupt mask bits. If bit 1 is '0' the Auxiliary ADC is disabled and powered down.

Bit 0 controls Rx Auto start up. If bit 0 is set to '1' and the Aux ADC input rises above the 'High Threshold' the device will automatically enter receive mode and initiate Rx signal type identification for those signals enabled in the Mode register. The correct Aux ADC input, Rx signal routing and power down bits must be set for automatic receive start up to operate, the mode control bits should be set to '00' in this case. If bit 0 is cleared to '0' the CMX881 will not automatically start-up and it is up to the host to

respond to Aux ADC interrupts in this case. Bit 0 must be set to '0' whilst writing through register \$C8 - Programming Register.

1.6.8	\$C1 MODE	CONTROL:	16-bit write-only
-------	-----------	-----------------	-------------------

Bit:	15	14	13	12	11	10	9	8
	Enable Voice		signalling: Γx DTMF	Generate Audio Tone	Enable CTCSS	Enable DCS	Enable DCS Inverse	0
Bit:	7	6	5	4	3	2	1	0
	SYNC	SYND	SYNT	Enable 2400b/s	Enable 1200b/s	0	Mode	Select

Bits 1 and 0 control the overall mode of the CMX881 according to the table below:

Bit 1	Bit 0	Device Mode
0	0	Idle
0	1	Receive Mode
1	0	Transmit Mode
1	1	Power Save - See 1.6.7

During transmit, only one signal type may be enabled for each of the sub-audio and voice bands, see Table 8. During receive the CMX881 will search for all signals enabled in this register and report those that are successfully decoded. See also Table 1 in section 1.5.3.

In transmit mode the CMX881 begins transmission of a selected signal immediately after it has been enabled. The host μ C must ensure all associated data and control bits have been set to their required values before enabling the signal in this register.

Bits 4 and 3 control the modem functions of the CMX881 in accordance with the following table:

Bit 4	Bit 3	Tx - Transmitted signal	Rx - Monitored signal(s)
0	0	None	None
0	1	MSK 1k2b/s	MSK 1k2b/s
1	0	MSK 2k4b/s	MSK 2k4b/s
1	1	Reserved	MSK 1k2 & 2k4b/s

In transmit mode data transmission will start or finish (regardless of whether all data has been transmitted) immediately after the modem control bits are changed. To transmit a second data message the modem control bits must be set to '0', data bytes for the following message loaded, and the required bits set to '1'.

When MSK receive is enabled bits 5 to 7 allow the detection of the MSK SYNC, SYND and SYNT frame sync patterns respectively. Each frame sync pattern may be individually controlled so any combination of the 3 patterns - SYNC, SYND (and it's inverse - SYNT) can be searched for. When transmitting MSK these bits should be set to '0' and the bit sync and frame sync patterns set in the first four 8 bit transfers from the host - see section 1.5.5.

Bits 2 and 8 are reserved - set to '0'.

Bits 11 to 9 determine the sub-audio transmission / reception signalling:	Bits 11 to 9	determine	the sub-audio	transmission /	reception signalling:
---	--------------	-----------	---------------	----------------	-----------------------

Bit 11	Bit 10	Bit 9	Tx - Transmitted signal:	Rx - Monitored signal(s):
0	0	0	No Sub-Audio Transmitted	No Sub-audio Monitoring
0	0	1	Inverted DCS*	Inverted DCS*
0	1	0	DCS	DCS
0	1	1	Do not use	DCS + inv DCS*
1	0	0	CTCSS	CTCSS
1	0	1	Do not use	CTCSS + inv DCS*
1	1	0	Do not use	CTCSS + DCS
1	1	1	Do not use	CTCSS + DCS + inv DCS*

^{*} See Table 3 DCS Modulation Modes.

Bit 12 enables Audio tone generation (see section 1.6.14). This operates in transmit and receive modes. In transmit mode this bit will only enable the Audio Generator when no other voice band signals are being transmitted i.e. bits 14, 13, 4 and 3 set to '0'.

Bits 14 and 13 determine the voice band tone transmission and reception. When transmitting or receiving voice band signals the voice path must be disabled by clearing 'Voice Enable' bit 15 to '0'.

Bit 14	Bit 13	Tx - Transmitted signal	Rx - Monitored signal
0	0	No voice band tone transmitted	No voice band tones monitored
0	1	Selcall	Selcall
1	0	DTMF	Reserved
1	1	Reserved	Reserved

When set to '1', bit 15 enables the voice path. In transmit mode the selected audio input is routed to the modulator outputs. In receive mode the voice processing path is enabled to the audio output. In transmit mode bit 15, if set to '1', will be temporarily disabled (cleared to '0') whenever any of the bits 3, 4, 12, 13 and 14 are set to '1'. In receive mode bit 15, if set to '1', will be temporarily disabled (cleared to '0') whenever bit 12 is set to '1'. It is up to the host μ C to control bit 15 when voice band signals are received.

The Mode Control register (\$C1) may be written to at any time (subject to C-BUS timing restrictions). If the enable bit of the currently decoded signal is disabled whilst in phase 2 the CMX881 will return to phase 1 for that band. If the same signal needs to be searched for again then the appropriate bit needs to be set back to '1' in \$C1.

The CMX881 will only detect signals when their amplitude is above the threshold set for each band (sub-audio and voice), as set in the program registers. Therefore even if valid tones or signals are present the CMX881 will ignore them unless they exceed the detect threshold. Time and level hysteresis is applied to reduce chattering in marginal conditions.

Detection strategies used by the CMX881 whilst in receive mode:

When in receive mode the CMX881 treats the received signal in two bands; Sub-audio (60-260Hz) and voice band (300-3kHz). For the sub-audio the CMX881 can monitor and decode CTCSS and DCS signals in parallel. Because certain FFSK bit patterns can mimic some Selcall tones the Selcall receiver is temporarily disabled when an FFSK frame sync is detected. The host must monitor the received data and restore Selcall (by setting bits 14 and 13 as required) when it has detected the end of data.

D/881/2

1.6.9 \$C2 AUDIO & CTCSS CONTROL: 16-bit write-only

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	Voic	e filter n	node	Spe Sub-	cial Audio	0	0			CTCS	S tone		

Bits 5 to 0 define the CTCSS tone and is used in both Tx and Rx modes, the range of valid addresses is 0-39. In Tx this number will be used to select the CTCSS tone, if the tone number is outside the valid range no signalling will occur. In Rx this address will be searched for when CTCSS is enabled in the Mode register and the address will be indicated in the Tone Status register \$CC.

Bits 9 and 8 select special sub-audio tones in accordance with the following table. If the 134.4Hz DCS turn-off code is selected it will only be generated if DCS is enabled and will override any DCS data being transmitted. If the Tone CloneTM mode is selected this allows the device in Rx to non-predictively detect any CTCSS frequency in the range of valid tones, the received tone number will be reported in the Tone Status register \$CC.

Bit 9	Bit 8	Freq (Hz)	Special Sub-Audio tone
0	0	-	None
0	1	134.4	DCS turn off tone (Tx only)
1	0	-	Reserved - do not set
1	1	Clone	CTCSS Tone clone mode (Rx only)

The voice filter control bits 12 and 11 determine the Voice Band Filter mode applied to the voice signal before it is transmitted or after it has been received. Bit 10 controls the de-emphasis (Rx) or preemphasis (Tx) mode of the voice band filtering.

Bit 12	Bit 11	Bit 10	Voice filter mode
Х	Х	0	Disable de/pre-emphasis
X	Χ	1	Enable de/pre-emphasis
0	0	Χ	No filtering applied
0	1	Χ	12.5kHz channel filtering
1	0	Χ	25.0kHz channel filtering
1	1	Χ	Reserved – do not use

Bits 15 to 13 and 7 to 6 are reserved - set to '0'.

1.6.10 \$C3 Tx In-Band Tones: 16-bit write-only

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Tx Selcall tone 0 0 0							0	0	0	Twist	Single		Tx DTN	/IF tone	

Bits 15 to 11 define the tone transmitted when Tx Selcall is enabled. The frequency is as defined in Table 5 Selcall Tones.

Bits 10 to 6 are reserved - set to '0'.

Bit 5 controls DTMF twist, when set to '0' the two tones are sent at the same level, when set to '1' the amplitude of the lower frequency tone is 2dB below the amplitude of the higher tone.

Bit 4 controls whether a single tone is generated when transmitting DTMF, when set to '0' dual tones are sent, when set to '1' the single tone identified in Table 8 is sent on it's own.

Bits 3 to 0 define the signals produced when Tx DTMF is enabled. The frequencies are as defined in Table 8 DTMF Tones.

1.6.11 \$C7 Reserved - Do not write to this register

1.6.12 \$C8 PROGRAMMING REGISTER: 16-bit write-only

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	First Word	Block Number	Blo Da						Pı	rogramr	ning Da	ıta				

See section 1.6.20 for a description of this register.

1.6.13 \$CA TX DATA: 16-bit write-only

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	En CRC	Tx CRC	Last Data			Tx Data Byte					

Bits 15 to 11 are reserved, set to '0'.

Bits 10 to 8 control the MPT1327 compatible CRC / parity circuit: See section 1.5.5 for timing diagrams.

En CRC (bit 10):

Tx: This bit should be changed when updating this register with new data. If this bit is set to '0' the CRC / parity circuit will be reset, bits 7 to 0 will be passed to both the modulator and CRC / parity circuit after it has been reset. If set to '1' the CRC / parity circuit will not be reset and bits 7 to 0 will be passed to both the modulator and CRC / parity circuit.

Rx: In receive this bit should be changed before the interrupt for the next over-air byte occurs. If this bit is set to '0' the next received byte will be passed to the CRC / parity circuit after it has been reset. If this bit is set to '1' the next received byte will be passed to the CRC / parity circuit which will not be reset.

Tx CRC (bit 9): If this bit is set to '1' the Tx Data Byte (bits 7-0) is transmitted and also passed to the CRC and parity generator. The following 2 bytes transmitted are the 15 bits of CRC and the 1 bit of parity. The request to load more data into the CMX881 will be raised after the 2nd byte is passed to the modulator.

Last Data (bit 8): If this bit is set to '1' then the CMX881 will ignore bits 7 to 0, finish transmitting the current byte, append a hang bit and then turn off the FFSK modulator. At the end of transmitting the hang bit the CMX881 will set bit 7 of the Status register to '1' and an interrupt (if enabled) will be raised, the host may then wait a short time before shutting down the rf sections of the transmit path.

Tx Data Byte (bits 7 to 0) holds the next byte of MSK data to be transmitted. Outgoing data is continuous, whatever data is in bits 7 to 0 will be re-transmitted if the host does not provide required data in time. Transmission of current data will be completed before transmission of newly loaded data begins.

1.6.14 \$CD AUDIO TONE: 16-bit write only

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	0	0	0	0	Audio Tone												

When the required bits of the Mode Control register (\$C1) are set an audio tone will be generated with the frequency determined by bits (11-0) of this register in accordance with the formula below:

frequency = Audio Tone (i.e. 1Hz per LSB)

If bits 11-0 are programmed with '0' no tone (i.e. vbias) will be generated when the Audio Tone is enabled. The Audio Tone frequency must only be set to generate frequencies from 300Hz to 3000Hz.

The host must suppress other data and set the correct audio routing before generating an audio tone and re-enable data and audio routing on completion of the audio tone. The timing of intervals between these actions is also controlled by the host μ C.


This register may be written to whilst the audio tone is being generated, any change in frequency will take place after the C-BUS write to this register. This allows sequences (e.g. ring or alert tunes) to be generated for the local speaker (Tx or Rx via the AUDIO pin) or transmitted signal (via the MOD1/2 pins).

Bit:	15	14	13	12	11	10	9	8
	IRQ MASK	0	Rx Selcall detect MASK	0	Rx CTCSS detect MASK	Rx DCS detect MASK	Aux ADC High MASK	Aux ADC Low MASK
Bit:	7 6		5	4	3	2	1	0
	Tx MSK end MASK	Data transfer MASK	0	Rx 2400b/s detect MASK	Rx 1200b/s detect MASK	0	0	Prog Flag MASK

Bit	Value	Function
15	1	Enable selected interrupts
	0	Disable all interrupts (IRQN pin not activated)
14		Reserved – Set to 0
13	1	Enable interrupt when a change to a Selcall tone is detected as indicated by a '0' to '1' change of bit 13 of the Status register
	0	Disabled
12	0	Reserved - Set to 0
11	1	Enable interrupt when a change to a programmed CTCSS tone is detected as indicated by a '0' to '1' change of bit 11 of the Status register
	0	Disabled
10	1	Enable interrupt on a change in the detect status of the DCS decoder as indicated by a '0' to '1' change of bit 10 of the Status register
	0	Disabled
9, 8	1	Enable interrupt when the corresponding Aux ADC status bit changes
	0	Disabled
7	1	Enable interrupt when MSK data transmission has ended
	0	Disabled
6	1	Enable interrupt when an MSK data transfer is required
	0	Disabled
5	0	Reserved - Set to 0
4	1	Enable interrupt when a valid 2400b/s frame sync is detected
	0	Disabled
3	1	Enable interrupt when a valid 1200b/s frame sync is detected
	0	Disabled
2,1	0	Reserved - Set to 0
0	1	Enable interrupt when Prog Flag bit of the Status register changes (see Programming register \$C8)
	0	Disabled

The following 4 registers are read only

1.6.16 \$B4 AUX ADC MONITOR DATA: 8-bit read-only



This data holds the result of the last measurement performed by the auxiliary ADC.

1.6.17	\$C6	STATUS:	16-bit	read-only
--------	-------------	----------------	--------	-----------

Bit:	15	14	13	12	11	10	9	8
	IRQ	0	Selcall state change	0	CTCSS state change	DCS state change	Aux ADC Monitor High	Aux ADC Monitor Low
Bit:	7 6		7 6 5		3	2	1	0
	Tx MSK end	MSK data transfer required	0	Rx 2400b/s	Rx 1200b/s	Rx data ir	nformation	Programming Flag

This word holds the current status of the CMX881. Changes in the Status register will cause the IRQ bit (bit 15) to be set to '1' if the corresponding interrupt mask bit is enabled. An interrupt request is issued on the IRQN pin when the IRQ bit is '1' and the IRQ MASK bit (bit 15 of register \$CE) is set to '1'.

Bits 1 to 15 of the Status register are cleared to '0' after the Status register is read. Bit 0 is only cleared by writing to the Programming Register.

Bits 14, 12 and 5 are reserved.

Bits 13, 11 and 10 indicate that a Selcall, CTCSS or DCS event caused the interrupt, the host should then read the Tones Status register (\$CC) for further information. In transmit these bits will be set to '0'.

Aux ADC High (bit 9) and Aux ADC Low (bit 8) reflect the recent history of the Aux ADC level, with respect to the high and low thresholds. The most recent Aux ADC reading can be read from \$B4.

Aux ADC Monitor High	Aux ADC Monitor Low	Aux ADC history since last reading:									
0	0	Neither threshold crossed									
0	1	Signal gone below low threshold									
1	0	Signal gone above high threshold									
1	1	Signal gone below low threshold and above high threshold									

In Tx mode bit 7 will be set when the last bit of MSK data has been transmitted. Note; this bit will only be set if bit 8 of the Tx Data register (\$CA) is set at the appropriate time. In Rx mode this bit will be set to '0'.

Bit 6 indicates that new transmit data is required (in Tx mode) or received data is ready to be read (in Rx mode). For continuous transmission or reception of information, a data transfer should be completed within the time appropriate for that data (see Table 13).

Bits 4 and 3 indicate the received data rate after a valid frame sync pattern has been detected. Bits 2 and 1 indicate the received frame sync pattern detected.

	Bit 4	Bit 3	Data type	Bit 2	Bit 1	
	0	0	none	Rese	erved	Received sync pattern:
	0	4	40001-7-	0	0	Reserved
	0	1	1200b/s	0	1	SYNC
	1	0	2400b/s	1	0	SYNT
		U	24005/3	1	1	SYND
Ī	1	1	Reserved	Rese	erved	

Programming Flag, bit 0: The Programming Register (\$C8) should only be written to when bit 0 is set to '1' (with both Mode select bits set low – See register \$C8). Writing to the Programming Register (\$C8) clears bit 0 to '0'. Bit 0 is restored to '1' when the programming action is complete, normally within 250μ s, when it is then safe to write to the Programming Register.

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	Rx CRC	0				Rx Dat	ta Byte			

Bits 15 to 10 and 8 are reserved.

Rx CRC (bit 9) indicates the validity of the received data bytes since the En CRC bit has been set, a '1' indicates a valid CRC and parity bit, a '0' indicates that the received CRC and parity bits do not match the locally calculated values - see section 1.5.5.

Rx Data Byte (bits 7 to 0) holds the most recent byte of decoded MSK data. Received data is continuous, if the data is not read before the next data is received the current data will be over-written.

1.6.19 \$CC TONES STATUS: 16-bit read-only

Bit:	15	14	13	12	11	10	9	8						
		Detected	d Selcall tone fr	requency		S	ub-Audio Statu	IS						
Bit: 7 6 5 4 3 2 1														
	0	0	Detected CTCSS code											

This word holds the current status of the CMX881 sub-audio and Selcall sections. This word should be read by the host after an interrupt caused by a DCS, CTCSS or Selcall event.

The value in bits 5 to 0, Detected CTCSS code, identifies the sub-audio tone by its position in Table 2 CTCSS Tones. If bits 5 to 0 = 0' there is no CTCSS tone currently being detected. A change in the state of bits 5-0 will cause bit 11 of the Status register (\$C6), 'CTCSS State Change', to be set to '1'.

A detected Selcall frequency is indicated by the value in bits 15 to 11, 'Detected Selcall tone frequency', identifies the frequency by its position in Table 5 Selcall Tones. If bits 15 to 11 = '0' there is no Selcall tone currently being detected. A change in the state of bits 15 to 11 will cause bit 13 of the Status register (\$C6), 'Selcall State Change', to be set to '1'.

Bits 10 to 8 indicate the DCS and special sub-audio tone status. The Status register (\$C6) will indicate the type of signal detected. If DCS or special CTCSS tones are detected they will be indicated in bits 10 to 8 according to the table below and bits 5 to 0 will be set to '0'. If a normal CTCSS tone is detected bits 10 to 8 will be set to '0' and bits 5 to 0 will indicate the decoded tone. A change in the state of bits 10 to 8 will cause the DCS state change bit of the Status register to be set to '1'.

Bit 10	Bit 9	Bit 8	Sub-Audio status	
DIL 10	ыі э	DIL 0	Sub-Audio Status	
0	0	0	No DCS or special CTCSS detected	
0	0	1	Reserved	
0	1	0	DCS sequence detected	Only enabled with DCS
0	1	1	inverted DCS sequence detected	Only enabled with DCS
1	0	0	Reserved	
1	0	1	134.4Hz DCS turn off tone detected	Only enabled with DCS
1	1	0	Reserved	
1	1	1	Reserved	

When the relevant detection mode is not enabled, the associated bits will be set to '0'. In Tx mode this register will be set to '0'.

Bits 7 and 6 are reserved.

1.6.20 \$C8 PROGRAMMING REGISTER: 16-bit write-only

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	First Word	Block Num.	Block or D	Num. Data					Pro	gramr	ning D	ata				

This register is used for programming various gains, levels, offset compensations, tones and codes. The programmed values are cleared whenever a power-up Reset occurs.

The Programming Register should only be written to when the Programming Flag bit (bit 0) of the Status register is set to '1' and the Rx and Tx modes are disabled (bits 0 and 1 of the Mode Control register both '0'). The Programming Flag is cleared when the Programming Register is written to. When the corresponding programming action has been completed (normally within 250µs) the CMX881 will set the flag back to '1' to indicate that it is now safe to write the next programming value. The Programming Register must not be written to while the Programming Flag bit is '0'. Programming is done by writing a sequence of 16-bit words to the Programming Register, in the order shown in the following tables. Writing data to the Programming Register must be performed in the order shown for each of the blocks, however the order in which the blocks are written is not critical. If later words in a block do not require updating the user may stop programming that block when the last change has been performed. e.g. If only 'Fine output gain 1' needs to be changed the host will need to write to P4.0, P4.1 and P4.2 only.

The user must not exceed the defined word counts for each block. The word P4.8 is allocated for production testing and must not be accessed in normal operation.

The high order bits of each word define which block the word belongs, and if it is the first word of that block:

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11 – Bit 0
1	Х	Х	Х	1 st data for each block
0	Χ	Χ	Χ	2 nd and following data
Х	1	0	0	Write to block 0 (12 bit words)
X	1	0	1	Write to block 1 (12 bit words)
X	1	1	0	Write to block 2 (12 bit words)
X	1	1	1	Reserved - do not use
Х	0		Write to	block 4 (14 bit words)

Block 0 – Modem Configuration:

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
P0.0	1	1	0	0	Emph		0		MSK SYNC / SYNT LSB								
P0.1	0	1	0	0		0				MSK SYNC / SYNT MSB							
P0.2	0	1	0	0		()		MSK SYND LSB								
P0.3	0	1	0	0		0					MSK	SYND	MSB				

Block 1 -Selcall Setup:

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
P1.0	1	1	0	1					Audio	band T	x level			•	•	Emph	
P1.1	0	1	0	1	()	,	Audio b	and de	etect th	resholo	d		Selcall band	detect width	t	
P1.2	0	1	0	1	0			F	rogran	nmable	Selca	II Repe	at Ton	е			
P1.3	0	1	0	1	0				Prog	ramma	ble Se	Icall To	ne 0				
P1.4	0	1	0	1	0				Prog	ramma	ble Se	Icall To	ne 1				
P1.5	0	1	0	1	0				Prog	ramma	ble Se	Icall To	ne 2				
P1.6	0	1	0	1	0	3											
P1.7	0	1	0	1	0	·											
P1.8	0	1	0	1	0				Prog	ramma	ble Se	Icall To	ne 5				
P1.9	0	1	0	1	0				Prog	ramma	ble Se	Icall To	ne 6				
P1.10	0	1	0	1	0				Prog	ramma	ble Se	Icall To	ne 7				
P1.11	0	1	0	1	0				Prog	ramma	ble Se	Icall To	ne 8				
P1.12	0	1	0	1	0				Prog	ramma	ble Se	Icall To	ne 9				
P1.13	0	1	0	1	0				Progr	ammal	ole Sel	call To	ne 10				
P1.14	0	1	0	1	0				Progr	ammal	ole Sel	call To	ne 11				
P1.15	0	1	0	1	0				Progr	ammal	ole Sel	call To	ne 12				
P1.16	0	1	0	1	0				Progr	ammal	ole Sel	call To	ne 13				
P1.17	0	1	0	1	0				Progr	ammal	ole Sel	call To	ne 14				
P1.18	0	1	0	1	0				Progr	ammal	ole Sel	call To	ne 15				

Block 2 – CTCSS and DCS Setup:

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
P2.0	1	1	1	0					CTCS	S and	DCS T	x level					
P2.1	0	1	1	0	DCS 24 0 CTCSS and DCS detect threshold CTCSS detect bandwidth												
P2.2	0	1	1	0					DCS	S Code	bits 11	I – 0					
P2.3	0	1	1	0					DCS (Code bi	ts 23/2	2 – 12					
P2.4	0	1	1	0	Sul		o drop ne	out				()				

Block 3 - Reserved. Do not use.

Block 4 – Gain and Offset Setup:

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
P4.0	1	0						F	ine Inp	out Gai	n						
P4.1	0	0							Rese	erved							
P4.2	0	0		Fine Output Gain 1 Fine Output Gain 2													
P4.3	0	0		Fine Output Gain 2													
P4.4	0	0		Fine Output Gain 2 Output 1 Offset Control													
P4.5	0	0						Outp	ut 2 Of	fset Co	ontrol						
P4.6	0	0						Ra	mp Ra	te Con	trol						
P4.7	0	0				L	imiter	Setting	(all 1's	s = Vbia	as +/- (0.5 Vdd	d)				
P4.8	0	0			;	Specia	l Progr	ammin	g Regi	ster (P	roducti	on Tes	st Only)		-	

1.6.20.1 PROGRAMMING REGISTER Block 0 – Modem Configuration:

\$C8 (P0.0-3) MSK Frame SYNC / SYNT and SYND

· • · · ·	,							—								
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P0.0	1	1	0	0	Emph		0				MSK	SYNC	/ SYN	T LSB		
P0.1	0	1	0	0		0					MSK	SYNC	/ SYN	T MSB		
P0.2	0	1	0	0		0					MSK	SYND	LSB			
P0.3	0	1	0	0		C)				MSK	SYND	MSB			

Bit 11 of P0.0 controls pre and de emphasis of FFSK signalling. When set to a '1' FFSK signals are preemphasised in transmit and de-emphasised in receive as shown in Figure 10 and Figure 6.

Bits 7 to 0 set the three 16 bit Frame Sync patterns used in Tx and Rx MSK data. Bit 7 of the MSB is compared to the earliest received data. Note: SYNT is the bitwise inverse of SYNC. After a power on reset SYNC and SYND are both set to \$C4D7.

1.6.20.2 PROGRAMMING REGISTER Block 1 - Selcall Setup:

\$C8 (P1.0) Voice band tones Tx Level

Bit:	15	14	13	12	11	10	a	Q.	7	6	5	1	3	2	1	Λ
Dit.	10	17	13	14												
P1.0	1	1	0	1				Vo	ice bar	nd tone	s Tx le	vel				Emph

Bits 11 (MSB) to 1 (LSB) set the transmitted Selcall, DTMF and MSK signal level (pk-pk) with a resolution of $V_{DD}(A)/2048$ per LSB (1.465mV per LSB at $V_{DD}(A)=3V$). Valid range for this value is 0 to 1536.

Bit 0 controls Rx Selcall de-emphasis. When set to '0' the signal going to the Selcall tone detector is not de-emphasised. When voice de/pre-emphasis is enabled and this bit is set to '1' signals going the Secall tone detector are de-emphasised in accordance with Figure 6.

\$C8 (P1.1) Selcall Detect Bandwidth and Audio Band Detect Threshold

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P1.1	0	1	0	1	()	,	Audio b	and de	etect th	resholo	d		Selcall band	detect width	

The 'detect threshold' bits (bits 9 to 4) set the minimum Selcall and/or MSK signal level that will be detected. The levels are set according to the formula:

Minimum Level = Detect Threshold \times (V_{DD}(A)/1024)

 $(2.93 \text{mV per LSB at V}_{DD}(A)=3\text{V})$

The Selcall detected bandwidth is set in accordance with the following table:

Recommended for EEA ⇒

					BAND	WIDTH
	Bit 3	Bit 2	Bit 1	Bit 0	Will Decode	Will Not Decode
	1	0	0	0	±1.1%	±2.4%
\Rightarrow	1	0	0	1	±1.3%	±2.7%
	1	0	1	0	±1.6%	±2.9%
	1	0	1	1	±1.8%	±3.2%
	1	1	0	0	±2.0%	±3.5%
	1	1	0	1	±2.2%	±3.7%
	1	1	1	0	±2.5%	±4.0%
	1	1	1	1	±2.7%	±4.2%

\$C8 (P1.2-18) Programmable Selcall Tones

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P1.2-18	0	1	0	1	0	0 Programmable Selcall Tone										
								N (s	see bel	ow)				R (see	below)	

These words set the programmable Selcall tones used in transmit and receive. The frequency is set in bits 11-0 for each word according to the formula:

N = Integer part of (0.042666 x frequency)

 $R = (0.042666 \text{ x frequency} - N) \times 6000 / frequency$

Example: For 1010Hz, N = 43, R = 1. The programmed tones must only be set to frequencies from 400Hz to 3000Hz.

1.6.20.3 PROGRAMMING REGISTER Block 2 – CTCSS and DCS Setup:

\$C8 (P2.0) CTCSS and DCS TX LEVEL

+ (-	,						_									
Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P2.0	1	1	1	0					CTC	SS and	DCS	Level				

Bits 11 (MSB) to 0 (LSB) set the transmitted CTCSS or DCS sub-audio signal level (pk-pk) with a resolution of $V_{DD}(A)/16384$ per LSB (0.183mV per LSB at $V_{DD}(A)=3V$, giving a range 0 to 749.8mV pk-pk).

\$C8 (P2.1) CTCSS TONE BW AND LEVEL

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P2.1	0	1	1	0	DCS 24	0	СТО	CSS ar	nd DCS	detec	t thresh	nold		CTCSS band	detect width	t

Bit 11, DCS 24, sets the length of DCS code transmitted or searched for. When this bit is set to '1' 24 bit codes are transmitted and decoded. When this bit is set to '0' 23 bit codes are used.

The 'detect threshold' bits (bits 9 to 4) set the minimum CTCSS or DCS signal level that will be detected. The levels are set according to the formula:

Minimum Level = Detect Threshold \times (V_{DD}(A)/8192)

[0.37mV per LSB at $V_{DD}(A)=3V$]

The CTCSS detected tone bandwidth is set in accordance with the following table:

Recommended for CTCSS =

Ī					BAND	WIDTH
	Bit 3	Bit 2	Bit 1	Bit 0	Will Decode	Will Not Decode
\Rightarrow	1	0	0	0	±1.1%	±2.4%
	1	0	0	1	±1.3%	±2.7%
	1	0	1	0	±1.6%	±2.9%
	1	0	1	1	±1.8%	±3.2%

\$C8 (P2.2-3) DCS CODE (LOWER) and DCS CODE (UPPER)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P2.2	0	1	1	0	DCS Data (bits 11-0)											
P2.3	0	1	1	0					DCS I	Data (b	its 23/2	22-12)				

These words set the DCS code to be transmitted or searched for. The least significant bit (bit 0) of the DCS code is transmitted or compared first and the most significant bit is transmitted or compared last. Note that DCS Data bit 23 is only used when bit 11 (DCS 24) of P2.3 is set to '1'.

\$C8 (P2.4) SUBAUDIO DROP OUT TIME

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P2.4	0	1	1	0	Subau	ıdio Dr	op Ou	t Time				()			

The Subaudio Drop Out Time defines maximum time that the sub-audio signal detection can drop out before loss of sub-audio is asserted. The period is set according to the formula:

Time = Subaudio Drop Out Time \times 8.0ms

[range 0 to 120ms]

1.6.20.4 PROGRAMMING REGISTER Block 3 - Reserved

1.6.20.5 PROGRAMMING REGISTER Block 4 – Gain and Offset Setup

\$C8 (P4.0) FINE INPUT GAIN

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P4.0	1	0					Fine	e Input	Gain (unsign	ed inte	ger)				

Gain = $20 \times \log([32768\text{-IG}]/32768)$ IG is the unsigned integer value in the 'Fine Input Gain' field Fine input gain adjustment should be kept within the range 0 to -3.5dB.

\$C8 (P4.1) Reserved

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P4.1	0	0						Re	served	, set to	'0'					

This register is reserved and should be set to '0'.

\$C8 (P4.2-3) FINE OUTPUT GAIN 1 and FINE OUTPUT GAIN 2

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P4.2	0	0		Fine Output Gain 1 (unsigned integer)												
P4.3	0	0					Fine (Output	Gain 2	(unsig	ned in	teger)				

Gain = $20 \times \log([32768\text{-OG}]/32768)$ OG is the unsigned integer value in the 'Fine Output Gain' field Fine output gain adjustment should be kept within the range 0dB to -3.5dB.

\$C8 (P4.4-5) OUTPUT 1 OFFSET and OUTPUT 2 OFFSET

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P4.4	0	0		2's complement offset for MOD_1, resolution = V _{DD} (A)/16384 per LSB												
P4.5	0	0		2's complement offset for MOD_2, resolution = V _{DD} (A)/16384 per LSB												

Can be used to compensate for inherent offsets in the output path via MOD_1 (Output 1 Offset) and MOD_2 (Output 2 Offset). It is recommended that the offset correction is kept within the range +/-50mV.

\$C8 (P4.6) RAMP RATE CONTROL

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P4.6	0	0		Ram	o Rate	Up Co	ntrol (F	RRU)			Ramp	Rate [Down c	ontrol	(RRD)	

The ramp-up rate and ramp-down rates can be independently programmed. The ramp rates apply to all the analogue output ports. They only affect those ports being turned on (ramp-up) or turned off (ramp down). The ramp rates should be programmed before ramping any outputs.

Time to ramp-up to full gain = $(1 + RRU) \times 1.333ms$ Time to ramp down to zero gain = $(1 + RRD) \times 1.333ms$

\$C8 (P4.7) TRANSMIT LIMITER CONTROL

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P4.7	0	0				Limite	r Settii	ng, res	olution	= VDD)(A)/32	768 pe	r LSB			

This unsigned number sets the clipping point (maximum deviation from the centre value) for the MOD_1 and MOD_2 pins. The maximum setting (\$3FFF) is +/- VDD(A)/2 i.e. output limited from 0 to VDD(A).

\$C8 (P4.8) Special Programming Register – do not access.

1.7 Application Notes




Figure 13 Possible PMR Configuration

1.7.1 CRC and Parity information

15 bit CRC is used with the inbuilt data packeting with the following generator polynomial:

$$x^{15} + x^{14} + x^{13} + x^{11} + x^4 + x^2 + x^0$$

A 15 bit remainder is calculated for previous bytes sent. When the CMX881 is instructed to send the CRC these 15 bits are added onto the end of the message with the least significant bit inverted.

The 16th bit of the checksum is an even parity bit calculated from the message data and 15 bit CRC result (including the inverted last bit of the CRC).

In receive the 15 bit CRC is calculated and even parity is generated at each byte boundary. If the calculated receive CRC is zero and the parity bits match the CRC bit is set to indicate a correctly decoded message.

1.8 Performance Specification

1.8.1 Electrical Performance

The performance data are target figures, that may change subject to the outcome of device evaluation.

Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the device.

	Min.	Max.	Unit
Supply: V _{DD} (D)- V _{SS} (D)	-0.3	7.0	V
$V_{DD}(A)$ - $V_{SS}(A)$	-0.3	7.0	V
Voltage on any pin to V _{SS} (D)	-0.3	$V_{DD}(D) + 0.3$	V
Voltage on any pin to V _{SS} (A)	-0.3	$V_{DD}(A) + 0.3$	V
Current into or out of $V_{DD}(A)$, $V_{SS}(A)$, $V_{DD}(D)$ and $V_{SS}(D)$	-30	+30	mΑ
Current into or out of any other pin	-20	+20	mΑ
Voltage differential between power supplies:			
$V_{DD}(D)$ and $V_{DD}(A)$	0	0.3	V
$V_{SS}(D)$ and $V_{SS}(A)$	0	50	mV

D6 Package (SSOP)	Min.	Max.	Unit
Total Allowable Power Dissipation at Tamb = 25°C		550	mW
Derating		9	mW/°C
Storage Temperature	-55	+125	°C
Operating Temperature	-40	+85	°C

E1 Package (TSSOP)	Min.	Max.	Unit
Total Allowable Power Dissipation at Tamb = 25°C		400	mW
Derating		5.3	mW/°C
Storage Temperature	-55	+125	°C
Operating Temperature	-40	+85	°C

Operating Limits

Correct operation of the device outside these limits is not implied.

	Notes	Min.	Max.	Unit
Supply (V _{DD} - V _{SS})		2.7	5.5	V
Operating Temperature		-40	+85	°C
Clock/Xtal Frequency	11	18.3	18.6	MHz

Notes: 11 Nominal clock frequency is 18.432MHz.

Operating Characteristics

For the following conditions unless otherwise specified:

External components as recommended in Figure 2.

Maximum load on digital outputs = 30pF.

Xtal Frequency = 18.432MHz $\pm 0.01\%$ (100ppm).

 $V_{DD} = 2.7V \text{ to } 5.5V; \text{ Tamb} = -40^{\circ}\text{C to } +85^{\circ}\text{C}.$

Reference Signal Level = 308mV rms at 1kHz with $V_{DD} = 3V$.

Signal to Noise Ratio (SNR) in bit rate bandwidth.

Input stage gain = 0dB.

Output stage attenuation = 0dB.

DC Parameters	Notes	Min.	Тур.	Max.	Unit
Supply Current					
$I_{DD}(D) (V_{DD} = 3.0V)$	21		4.5	8.0	mA
$I_{DD}(A) (V_{DD} = 3.0V)$	21		1.0	2.0	mA
I _{DD} (D) (Power-saved)	21		TBD	TBD	μA
I _{DD} (A) (Power-saved)	21		TBD	TBD	μA
C-BUS Interface					
Input Logic '1'		70%			V_{DD}
Input Logic '0'				30%	V_{DD}
Input Leakage Current (Logic '1' o	r '0')	-1.0		1.0	μA
Input Capacitance		-		7.5	pF
Output Logic '1' $(I_{OH} = 1)$		90%		100/	V_{DD}
Output Logic '0' $(I_{OL} = 3)$	60µA)			10%	V_{DD}
"Off" State Leakage Current	311			10	μA
IRQN (Vout = V_{DD})	((ر	-1.0		1.0	μA
REPLY_DATA (output HiZ)		-1.0		1.0	μA
CLOCK_OUT					
Output Logic '1' $(I_{OH} = 1)$		90%			V_{DD}
(I _{OH} = 1		80%			V_{DD}
Output Logic '0' $(I_{OL} = 3)$				10%	V_{DD}
(I _{OL} = -	.5mA)			15%	V_{DD}
CLOCK/XTAL	22				
Input Logic '1'		70%			V_{DD}
Input Logic '0'		. 0 / 0		30%	V_{DD}
Input current (Vin = V _{DD})				40	μA
Input current (Vin = V _{SS})		-40			μA
					-
V_{BIAS}	23				
Output voltage offset wrt V _{DD} /2 (I	_{DL} < 1μΑ)	-2%		+2%	V_{DD}
Output impedance			22		$k\Omega$

Notes: 21 Not including any current drawn from the device pins by external circuitry.

22 Characteristics when driving the CLOCK/XTAL pin with an external clock source.

Applies when utilising V_{BIAS} to provide a reference voltage to other parts of the system. When using V_{BIAS} as a reference, V_{BIAS} must be buffered. V_{BIAS} must always be decoupled with a capacitor as shown in Figure 2.

AC Parameters		Notes	Min.	Тур.	Max.	Unit
CLOCK/VTAL Input						
CLOCK/XTAL Input		31	21			20
'High' pulse width		31	21			ns
'Low' pulse width	AL I_\	31	21			ns
Input impedance (at 15.36N				450		
Powered-up	Resistance			150		kΩ
	Capacitance			20		pF
Powered-down	Resistance			300		$k\Omega$
	Capacitance			20		pF
Clock frequency				18.432		MHz
Clock stability/accuracy					±100	ppm
Clock start up (from power-	save)			400		ms
CLOCK_OUT Output CLOCK/XTAL input to CLC (in high to (in low to c 'High' pulse width 'Low' pulse width	32 32 33 33	22 22	15 15 27.13 27.13	33 33	ns ns ns ns	
VBIAS Start up time (from power-s	save)			30		ms
Microphone, Input_2 and Disc (MIC, INPUT_2, DISC) Input impedance Input signal range	Inputs	34 35	10	1	90	MΩ %V _{DD}
Load resistance (pin 12, 14	,		80			$k\Omega$
Amplifier open loop voltage (I/P = 1mV rms at 100 Unity gain bandwidth				60 1.0		dB MHz

Notes: 31 Timing for an external input to the CLOCK/XTAL pin.

32 CLOCK/XTAL input driven by external source.

33 18.432MHz XTAL fitted.

With no external components connected

After multiplying by gain of input circuit, with external components connected.

AC Parameters (cont.)	AC Parameters (cont.)			Тур.	Max.	Unit
Modulator Outputs 1 and 2 (MOD_1, MOD_2, AUDIO)	and Audio Outp	ut				
Power-up to output stab	le	36		50	100	μs
Modulator Attenuators	i					•
Attenuation (at 0dB)			-0.5	0	0.5	dB
Cumulative Attenuation	Error]					
(wrt attenuation at	OdB) j		-1.6		1.6	dB
Output Impedance	Enabled	37		600		Ω
	Disabled	37		500		$k\Omega$
Audio Attenuator						
Attenuation (at 0dB)			-0.2	0	0.2	dB
Cumulative Attenuation	Error]					
(wrt attenuation at	OdB)		-0.6		0.6	dB
Output Impedance	Enabled	37		600		Ω
	Disabled	37		500		$k\Omega$
Feedback load resistand	e		80			$k\Omega$
Amplifier open loop volt	age gain]					
(I/P = 1mV rms at r)	100Hz)			60		dB
Unity gain bandwidth				1.0		MHz

Notes:

Power-up refers to issuing a C-BUS command to turn on an output. These limits apply only if VBIAS is on and stable. At power supply switch-on, the default state is for all blocks, except the XTAL and C-BUS interface, to be in placed in power-save mode.

37 Small signal impedance, at $V_{DD} = 3.0V$ and Tamb = 25°C.

AC Parameters (cont.)	Notes	Min.	Тур.	Max.	Unit
Auxiliary ADC (Signal Monitor)					
8 Bit ADC Mode					
Resolution			8		Bits
Input Range		10%		90%	$V_{DD}(A)$
Conversion time	41		10.4		μs
Input impedance					•
Resistance			10		$M\Omega$
Capacitance			5		pF
Zero error]				•
(input offset to give ADC output = 0)	J	-20		+20	mV
Integral Non-linearity				2.0	LSB
Differential Non-linearity	42			1.0	LSB
Source output impedance	43			24	$k\Omega$
Level Threshold Detect Mode					
Threshold Resolution			8		Bits
Upper threshold range (VTH)	44	VTL		$V_{DD}(A)$	V
Lower threshold range (VTL)	44	$V_{SS}(A)$		VTH	V
Signal Monitor change to IRQ	45	23()		120	μs
Signal Monitor change to Receiver-Turn-On	46			60	μs

Ν	^	٠	Δ	e	•
14	v	U	c	J	

- With clock frequency of 18.432MHz. Conversion time is dependent on A-to-D clock frequency.
- 42 Guaranteed monotonic with no missing codes.
- Denotes output impedance of the driver of the Signal Monitor input, to ensure < 1 bit additional error under nominal conditions.
- 44 Upper threshold > Lower threshold
- Time from Signal Monitor input rising above Upper Threshold or falling below Lower Threshold, to IRQN being asserted.
- Time from Signal Monitor input rising above Upper Threshold to receiver path powering up, settling and starting automatic signal type identification.

AC Parameters (cont.)		Notes	Min.	Тур.	Max.	Unit
Receiver Signal Type Iden Probability of correctly type						
91 -	(SNR = 12dB)			>>99.9		%
CTCSS Detector						
Sensitivity	(Pure Tone)	51		-26		dB
Response Time	(Composite Signal)	52 52		140 145	250	ms
De-response Time Frequency Range	(Composite Signal)	52	60	145	260	ms Hz
r requerity rearings			00		200	112
SELCALL Detector						
Sensitivity	(Pure Tone)	53		-26		dB
Response Time	(Good Signal)			14 22		ms
De-response Time Frequency Range	(Good Signal) (Selcall)		400	22	3000	ms Hz
rrequeries realige	(Octobri)		400		3000	1 12
DCS Decoder						
Sensitivity		51	58	_		mVp-p
Bit-Rate Sync Time	(Cood Cianal)			2		edges
Response Time	(Good Signal)			TBA		ms
FFSK/MSK Decoder						
Signal Input Dynamic F Bit Error Rate	Range (SNR = 50dB)	54 54	100	230		mVrms
	3 at 1200 baud)	•		2.5		10 ⁻⁴
	3 at 2400 baud)			1.5		10 ⁻³
(SNR = 20di Receiver Synchronisati	3 at 1200/2400 baud) ion (SNR = 12dB)			<1		10 ⁻⁸
,	f bit 16 being correct			>99.9		%

Notes: 51 Sub-Audio Detection Level threshold set to 16mV.

⁵² Composite signal = 308mV rms at 1kHz + 75mV rms Noise + 31mV rms Sub-Audio signal. Noise bandwidth = 5kHz Band Limited Gaussian.

⁵³ Selcall Tone Detection Level threshold set to 16mV.

For a "101010101 ... 01" pattern. See Figure 15 and Figure 16 for variation of BER with SNR and with input signal level.

CMX881 PMR Signalling Processor

AC Parameters (cont.)		Notes	Min.	Тур.	Max.	Unit
CTCSS Encoder						
Frequency Range Tone Frequency Accuracy			60.0		260 0.3	Hz %
Tone Amplitude Tolerance Total Harmonic Distortion		61 62	-1.0	2.0	+1.0 4.0	dB %
Selcall Encoder Frequency Range			400		3000	Hz
Tone Frequency Accuracy Tone Amplitude Tolerance		63	-1.0		0.3 +1.0	% dB
Total Harmonic Distortion		62		2.0	4.0	%
DTMF Encoder						
Output signal level High tor Low ton		64 64		0 -2 0		dB dB dB
Output distortion	(twict on)	0.		2	5	%
DCS Encoder						
Bit Rate Amplitude Tolerance		61	-1.0	134.4	+1.0	bits/s dB
FFSK/MSK Encoder						
Output signal level Output level variation Output distortion 3 rd harmonic distortion			-1.0	775	+1.0 5 3	mVrms dB % %
	and 2400baud		1198 1798 2398	1200 1800 2400	1202 1802 2402	Hz Hz Hz
Isochronous distortion (0 to 1 a	nd 1 to 0)				40	μs

Notes:	61	$V_{DD}(A) = 3.0V$ and TX Sub-Audio Level set to 88mV p-p (31mV rms).
110163.	O i	ν

⁶²

 $V_{DD}(A) = 3.0V$ and TX Sub-Audio Level set to 88mV p-p (31mV rms Measured at MOD_1 or MOD_2 output. $V_{DD}(A) = 3.0V$ and Tx Audio Level set to 871mV p-p (308mV rms). With respect to high tone level 63

⁶⁴

Notes	Min.	Тур.	Max.	Unit
71	300		3000	Hz
72	300		2550	Hz
73	300		3000	Hz
		0		dB
	-2		+0.5	dB
	33.0			dB
76		-50		dBp
74		6		dB/oct
75		-6		dB/oct
	71 72 73 76 74	71 300 72 300 73 300 -2 33.0 76	71 300 72 300 73 300 0 -2 33.0 76 -50	71 300 3000 72 300 2550 73 300 3000 0 -2 +0.5 33.0 76 -50

Notes:	71	The receiver voice filter complies with the characteristic shown in Figure 5. The
		high pass filtering removes sub-audio components from the audio signal.

- The 12.5kHz channel filter complies with the characteristic shown in Figure 9.
- 73 The 25kHz channel filter complies with the characteristic shown in Figure 8.
- 74 The pre-emphasis filter complies with the characteristic shown in Figure 10.
- 75 The de-emphasis filter complies with the characteristic shown in Figure 6.
- dBp represents a psophometrically weighted measurement.

C-BUS Timing




Figure 14 C-BUS Timing

C-BUS	Timing	Notes	Min.	Тур.	Max.	Unit
t _{CSE}	CSN Enable to SClk high time		100			ns
t_{CSH}	Last SClk high to CSN high time		100			ns
t_{LOZ}	SClk low to ReplyData Output Enable		0.0			ns
	Time					
t_{HIZ}	CSN high to ReplyData high impedance				1.0	μs
t_{CSOFF}	CSN high time between transactions		1.0			μs
t_{NXT}	Inter-byte time		200			ns
t_{CK}	SCIk cycle time		200			ns
t_CH	SClk high time		100			ns
t_CL	SCIk low time		100			ns
t_{CDS}	Command Data setup time		75			ns
t_{CDH}	Command Data hold time		25			ns
t_{RDS}	Reply Data setup time		50			ns
t_{RDH}	Reply Data hold time		0			ns

Notes:

- 1. Depending on the command, 1 or 2 bytes of COMMAND DATA are transmitted to the peripheral MSB (Bit 7) first, LSB (Bit 0) last. REPLY DATA is read from the peripheral MSB (Bit 7) first, LSB (Bit 0) last.
- 2. Data is clocked into the peripheral on the rising SERIAL_CLOCK edge.
- 3. Commands are acted upon at the end of each command (rising edge of CSN).
- 4. To allow for differing μC serial interface formats C-BUS compatible ICs are able to work with SERIAL CLOCK pulses starting and ending at either polarity.
- 5. Maximum 30pF load on IRQN pin and each C-BUS interface line.

These timings are for the latest version of C-BUS, and allow faster transfers than the original C-BUS timings given in CML Publication D/800/Sys/3 July 1994. The CMX881 can be used in conjunction with devices that comply with the slower timings, subject to system throughput constraints.




Figure 15 Typical FFSK/MSK Bit Error Rate Graph




Figure 16 FFSK/MSK Typical Variation of Bit Error Rate with Input Signal Level

1.8.2 Packaging




Figure 17 Mechanical Outline of 28-pin SSOP (D6): Order as part no. CMX881D6




Figure 18 Mechanical Outline of 28-pin TSSOP (E1): Order as part no. CMX881E1

Handling precautions: This product includes input protection, however, precautions should be taken to prevent device damage from electro-static discharge. CML does not assume any responsibility for the use of any circuitry described. No IPR or circuit patent licences are implied. CML reserves the right at any time without notice to change the said circuitry and this product specification. CML has a policy of testing every product shipped using calibrated test equipment to ensure compliance with this product specification. Specific testing of all circuit parameters is not necessarily performed.

www.cmlmicro.com




COMMUNICATION SEMICONDUCTORS

Oval Park - Langford - Maldon - Essex - CM9 6WG - England.

Tel: +44 (0)1621 875500 Fax: +44 (0)1621 875600 Sales: sales@cmlmicro.com

Technical Support: techsupport@cmlmicro.com



COMMUNICATION SEMICONDUCTORS

4800 Bethania Station Road -Winston-Salem - NC 27105 - USA. Tel: +1 336 744 5050, 800 638 5577

Fax: +1 336 744 5054 Sales: us.sales@cmlmicro.com

Technical Support:

us.techsupport@cmlmicro.com



COMMUNICATION SEMICONDUCTORS

No 2 Kallang Pudding Road - 09 to 05/06 Mactech Industrial Building - Singapore 349307

Tel: +65 7450426 Fax: +65 7452917

Sales: sg.sales@cmlmicro.com

Technical Support:

sg.techsupport@cmlmicro.com