

Digital Color-Space Processor for CCD Cameras

Features

- ITU-601 Compliant Image Formatting
- ITU-656 and SMPTE-125/M Transport
- Provides Separate HREF and VREF (or alternately HSYNC and VSYNC) Signals
- I²C Control Interface
- Limited Secondary I²C Bus Master
- Automatic White Balance
- Programmable Gamma Correction
- Programmable Interpolation
- Programmable Luma Gain and Saturation Control
- Fully Programmable Color Separation Matrix Coefficients
- Supports up to 1440, active pixels per line, with no limitation on Vertical Size
- Pin and software compatible with the CS7665
- Programmable "Color Killer" circuit
- Highly integrated for low part count cameras


Description

The CS7666 is a low-power Digital Color-Space Processor for CCD cameras. It provides all necessary digital image processing for standard four-color interline transfer CCD imagers. The CS7666 processes the magenta. yellow, cyan, and green (MYCG) CCD imager data into YCrCb formatted component digital video. Internal processing includes color separation, automatic white balance, user programmable gamma correction, programmable scaling (interpolation), and formatting. Also, a special "Color Killer" circuit eliminates false colors during saturation. The digital output of the CS7666 can be configured to comply with the ITU-601, ITU-656 and SMPTE-125/M standards. Additionally, HREF and VREF (or HSYNC and VSYNC) output pins are provided to support older analog video encoders and the current ZV-Port definition.

The CS7666 is designed to work directly with the CS7615 CCD Imager Analog Processor, and is a drop in replacement for the CS7665.

ORDERING INFORMATION

CS7666-KQ 0° to 70° C 64-pin TQFP (10 mm x 10 mm x 1.4 mm)



Preliminary Product Information

This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.



TABLE OF CONTENTS

CHARACTERISTICS AND SPECIFICATIONS	3
DIGITAL CHARACTERISTICS	3
SWITCHING CHARACTERISTICS	3
POWER CONSUMPTION	
CONTROL PORT CHARACTERISTICS	4
RECOMMENDED OPERATING CHARACTERISTICS	5
ABSOLUTE MAXIMUM RATINGS	5
GENERAL DESCRIPTION	6
Overview	
The 640 Pixel Horizontal Line	7
Embedded ITU-656 EAV and SAV Timing	10
Individual Timing and Synchronization Signals	11
HREFOUT/HSYNC	
VREFOUT/VSYNC	11
Digital Output Formats	11
Internal Horizontal Scaler	
CLKIN and CLKIN2X Input Timing	14
CLKOUT	
INTERNAL PROCESSING	
Input Data Format and Chroma Separator	
Color Saturation Control	
White Balance and Gamma Correction	
Chroma Kill	
Internal Filters	
INTERNAL REGISTER STRUCTURE AND USER INTERFACE	
Operating CS7666 in Normal I2C Configuration (Three-Byte Mode)	
Station Address	
Write Operations in Three-Byte Mode	
Address Set Operation	
Read Operations in Three-Byte Mode	
Operating CS7666 in Four-Byte I2C Configuration	
Write Operations in Four-Byte mode	
Read Operations in Four-Byte Mode	
Initializing Slave Devices on Secondary I2C bus from an EPROM	
Controlling the Configuration Process	
Reserved Registers and Test Pins	
PIN DESCRIPTIONS	
Power Supply Connection	
Input Data and Clocks	
I2C Serial Control	
Digital Video Outputs and Clocking	
Miscellaneous	
DEFINITIONS	
PACKAGE DIMENSIONS	40



CHARACTERISTICS AND SPECIFICATIONS

DIGITAL CHARACTERISTICS

 $(T_A = 25 \, ^{\circ}C; V_{DD} = 5 \, V; C_L = 30 \, pF; Input Levels: logic 0 = 0 \, V, logic 1 = V_{DD}.)$

Parameter	Symbol	Min	Тур	Max	Unit
Logic Inputs	<u>.</u>				
High-Level Input Voltage	V _{IH}	V _{DD} - 0.8	-	-	V
Low-Level Input Voltage	V _{IL}	-	-	0.8	V
Input Leakage Current	I _{IN}	-	-	10.0	μA
Input Pin Capacitance	C _{DI}	-	10	-	pF
Input Clamp Voltage		-	-0.7	-	V
Logic Outputs	<u>.</u>				
High-Level Output Voltage @ I _{OH} = 2mA	V _{OH}	V _{DD} - 0.4	-	-	V
Low-Level Output Voltage @ I _{OL} = 2mA	V _{OL}	0.4	-	-	V
High-Z Leakage Current	I _Z	-	-	10.0	μA

SWITCHING CHARACTERISTICS

 $(T_A = 25 \, ^{\circ}C; V_{DD} = 5 \, V; C_L = 30 \, pF; Input Levels: logic 0 = 0 \, V, logic 1 = V_{DD}.)$

Parameter	Symbol	Min	Тур	Max	Unit
Digital Input					
CLKIN2X Frequency Range (Note	1) f _{CLK2X}	-	-	30	MHz
Input Data setup time, DI[9:0]	t _{S1}	5	-	-	ns
Input Data hold time, DI[9:0]	t _{H1}	5	-	-	ns
Digital Output					
Channel A/B Digital Data Output Clock Interleaved Da	ata f _{CLKOUT}	-	-	30	MHz
Parallel Da		-	-	15	MHz
Channel A/B Output Hold Time	t _{OH}	-	0	-	ns
Channel A/B Output Propagation Delay	t _{PD}	-	1.9	5	ns
Digital Output Rise Time with 30 pF load	t _R	-	15	-	ns
Digital Output Fall Time with 30 pF load	t _F	-	15	-	ns

Notes: 1. CLKIN, f_{CLK} , is $f_{CLK2X}/2$ in non-interpolated mode and $f_{CLK2X} * 2/5$ in interpolated mode.


POWER CONSUMPTION

(T_A = 25 °C; V_{DD} = 5 V; C_L = no load; Input Levels: logic 0 = 0 V, logic 1 = V_{DD}.)


Parameter	Symbol	Min	Тур	Max	Unit
Normal Mode	I _{DD}	-	80	100	mA
Low Power Mode	I _{DD}	-	7	16	mA

Specifications are subject to change without notice





Input Timing Diagram




Output Timing Diagram

CONTROL PORT CHARACTERISTICS

 $(T_A = 25 \, ^{\circ}C; V_{DD} = 5 \, V; Input Levels: logic 0 = 0 \, V, logic 1 = V_{DD}.)$

Parameter	Symbol	Min	Max	Unit
SCL Clock Frequency	f _{SCL}	-	400	kHz
Bus Free Time Between Transmissions	t _{buf}	1.3	-	μs
Start Condition Hold Time	t _{hdst}	0.6	-	μs
Clock Pulse Width High	t _{high}	0.6	-	μs
Low	t_{low}	1.3	-	μs
Setup Time for Repeat Start Condition	t _{sust}	0.6	-	μs
SDAIN Hold Time from SCL Falling	t _{hdd}	0	-	μs
SDAIN Setup Time from SCL Rising	t _{sud}	0.1	-	μs
SDAIN and SCL Rise Time	t _r	-	1.0	μs
SDAIN and SCL Fall Time	t _f	-	0.3	μs
Setup Time for Stop Condition	t _{susp}	0.6	-	μs





RECOMMENDED OPERATING CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Power Supply Voltage	V_{DD}	4.5	5.0	5.5	V
Ground to Ground Voltage Differential		-	-	10	mV
Digital Input Rise/Fall Time		-	-	10	ns
CLKIN Level Setup to CLKIN2X Rising (non-interpolated)	t _{S2}	8	-	-	ns
CLKIN Level Hold after CLKIN2X Rising (non-interpolated)	t _{H2}	8	-	-	ns
Digital Input Voltage Range		0	-	V _{DD}	V
Operating Temperature Range	T _A	0	-	70	°C

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Power Supply Voltage	V_{DD}	-0.3	7.0	V
Digital Input Voltage Range		GND - 0.3	V _{DD} + 0.3	V
Forced Digital Output Current		-	50	mA
Sustained Digital Output Voltage		GND - 0.3	V _{DD} + 0.3	V
Output Short Circuit Current		-	-	mA
Operating Temperature Range	T _A	0	70	°C
Lead Solder Temperature (10 s duration)		-	+260	°C
Storage Temperature Range		-65	+160	°C

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.



GENERAL DESCRIPTION

Overview

The CS7666 forms the heart of a four chip digital CCD Camera. The four chips include the CCD imager, the CS7615 CCD digitizer, the CS7666 color space processor, and a vertical drive interface-chip for the CCD imager. Most four-phase CCD imagers (and their associated vertical drives) can be used with the CS7615 digitizer and the CS7666 processor to form a simple and cost-effective YCrCb output format digital camera. The CS7615 and CS7666 together support imager formats ranging from 175×175 pixels up to 1000x1000 pixels. Timing control is located in the CS7615 analog processor, while the CS7666 synchronizes itself by decoding the timing cues embedded in the CS7615 data stream. Alternately, the CS7666 accepts horizontal and vertical timing signals on pin inputs. The block diagram in Figure 1 illustrates a typical system interconnect.




Figure 1. Typical 4-Chip Digital CCD Camera

The CS7666 is a CCD camera color separation and color-space processor designed to process the four-color mosaic CCD imager data into ITU-601 compliant 4:2:2 YCrCb digital component video. The CS7666 timing control is based on the built-in crystal oscillator or on the master clock provided by the CS7615, and provides formatted component digital video compliant with SMPTE-125 and ITU-656 transport protocols.

The CS7666 provides color separation of standard MYCG chroma block data from industry standard four-color CCD imagers. Gamma correction and white balance adjustment functions are also included in the CS7666. The YCrCb (luminance and chrominace) data is output at the scaled CCD pixel rate in 20-bit format, or at twice the scaled pixel rate in 10-bit format (see discussion on Digital Output Formats). The YCrCb output data from the CS7666 conforms to the ITU-656 parallel component digital video recommendation with embedded synchronization (see Embedded EAV and SAV discussion). External horizontal and vertical synchronization signals are also provided to support ITU-601 interfaces, as well as the PC-Card Zoom-Video standard being used in notebook computers.

The CS7666 incorporates an internal horizontal scaler which may be turned on to increase the horizontal pixel count of the popular 360 (CIF) and 512 horizontal pixel per line imagers. The most com-




Figure 2. CS7666 Block Diagram



mon target resolutions for the scaler are 640 and 720 pixels per line (square and rectangular pixel formats), but it is possible to provide generic scaling of M/N where M and N are values from 1 to 31.

The CS7615 and CS7666 chip set supports a wide range of imager formats while providing an output format that follows the ITU-601 Component Digital Video recommendation. The ITU-601 document primarily specifies horizontal resolutions of 720 active horizontal pixels (which is required for broadcast television compatibility). However, many of today's digital video receivers are capable of operating with a wide range of video image formats. Even though these digital video receivers allow image formats not specified in the ITU-601/656 recommendation, all of these receivers expect the basic ITU-601/656 protocol to be followed in terms of data sequence and timing cues. This is the case with the CS7666, where all output formats follow the ITU-601/656 recommendation even if the image formats differ in horizontal and vertical pixel dimensions.

The 640 Pixel Horizontal Line

The following discussion assumes that a 512 horizontal pixel class imager has been selected for the camera, the CS7615 has been programmed to provide 512 active pixels and 112 inactive pixels, and that the internal 4:5 horizontal scaler has been en-

abled (scaler mode 1). Many other imager/scaler combinations are possible, but the digital video format would not be significantly different than the 640x480 case described.

Transmitted during each active line are 1280 multiplexed luminance and chrominance values (640 luminance, 320 chrominance Cr, and 320 chrominance Cb values). Eight of the remaining 280 interface clock intervals are used to transmit synchronizing information. The first of these 1560 interface clock intervals is designated line 0 word 0 for the purpose of reference only. The 1560 sample words per total line are therefore numbered 0 through 1559. Intervals 0 through 1279, inclusive, contain video data.

The interface clock intervals occurring during digital blanking are designated 1280 through 1559. Intervals 1280 through 1283 are reserved for the endactive-video (EAV) timing reference. Intervals 1556 through 1559 are reserved for the start-of-active-video (SAV) timing reference. Figure 3 indicates the values of the timing reference signals (F, V, H) for an entire frame of interlaced video. Please note the scan lines are numbered 1 through 525 consecutively in the time domain (spatially they are interlaced). Table 1 defines the 1560 samples of a single scan line of video.






Figure 3. Horizontal and Vertical Timing States $(640 \times 480 \text{ resolution})$



Word	Data Co	ontent	Pixel	Notes
1280	1111	1111	640	EAV
1281	0000	0000	010	EAV
1282	0000	0000		EAV
1283	1FV1	P3P2P1P0	641	EAV
1284	1000	0000	642	Fro pixels 642 to 777
1285	0001	0000	012	Cr = Cb = 80h
1286	1000	0000		Y = 10h
1287	0001	0000	643	
1552	1000	0000	776	-
1553	0001	0000		
1554	1000	0000		
1555	0001	0000	777	
1556	1111	1111	778	SAV
1557	0000	0000		SAV
1558	0000	0000		SAV
1559	1FV0	P3P2P1P0	779	SAV
0	Cb	0	0	Start of Digital Video
1	YC)		For VBLANK line 1 to 19
2	Cr)		and 264 to 283
3	Y1		1	Cr = Cb = 80h
4	Cb	2	2	Y = 10h
5	Y2)		
6	Cr	2		
7	Y3	3	3	
2n	Cb	n	n	For active pixels 20
2n + 1	Yr	1		through 263 and 283 to
2n + 3	Cri	n		525 for n=even from pix-
	Yn+	-1	n+1	els 0 to 638
1272	Cb6	36	636	
1273	Y63	36		
1274	Cr6	36		
1275	Y63	37	637	
1276	Cb6	38	638	
1277	Y63	38		
1278	Cr6	38		
1279	Y63	39		End of Digital VIdeo

Table 1. Detail of Scan Line for 640x480 Image



Embedded ITU-656 EAV and SAV Timing

The lines in Figure 3 are numbered 1 through 525. Video data is not present on lines 1 to 19 or 264 to 282, which constitute the vertical blanking periods. The vertical blanking is in full line increments, where Y samples are set to 10h, while Cb and Cr samples are set to 80h. The interval starting with EAV and ending with SAV is the digital horizontal synchronization, which occurs on every line.

It is implicit that the timing reference signals are contiguous with the video data and continue through the vertical blanking interval. Each timing reference signal consists of the four-word sequence in Table 2. The first three words are a preamble, followed by a fourth word indicating a) even field (field 2) identification, b) state of vertical blanking, and c) state of horizontal blanking. Table 1 details the timing reference format. The protected bit

states are dependent on the F, V, and H bits according to Table 3.

	Value	Description
First Byte	FFh	Fixed
Second Byte	00h	Fixed
Third Byte	00h	Fixed
Fourth Byte	xyh	See Table 3

Table 2. Timing Reference Signal

Protected State Bits - In Tables 3 and 4, H, V, and F bits provide all the necessary timing and state information. Bits 0 to 3 provide error detection and correction information. The protection bits allow for correction of single-bit errors and detection of two-bit errors. The F or field bit indicates which of the interlaced fields is active, the first/odd field which contains 262 lines, or the second/even field which contains 263 lines.

Bit Position	Word 1281 and 1556	Word 1281 and 1557	Word 1282 and 1558	Word 1283 and 1589	Description
7	1	0	0	1	Fixed
6	1	0	0	F	F = 0 during Field 1/ODDF = 1 during Field 2/EVEN
5	1	0	0	V	V = 0 during Active VideoV = 1 during Vertical Blanking
4	1	0	0	Н	H = 1 at end of Active VideoH = 0 at start of Active Video
3	1	0	0	P3	see Protected Bits State Table 4
2	1	0	0	P2	see Protected Bits State Table 4
1	1	0	0	P1	see Protected Bits State Table 4
0	1	0	0	P0	see Protected Bits State Table 4

Table 3. EAV and SAV Timing Reference Signal Detail.

Bit 7	Bit 6 (F)	Bit 5 (V)	Bit 4 (H)	Bit 3 (P3)	Bit 2 (P2)	Bit 1 (P1)	Bit 0 (P0)
1	0	0	0	0	0	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	0	1	1
1	0	1	1	0	1	1	0
1	1	0	0	0	1	1	1
1	1	0	1	1	0	1	0
1	1	1	0	1	1	0	0
1	1	1	1	0	0	0	1

Table 4. EAV and SAV Protected Bit States Detail.



Individual Timing and Synchronization Signals

In addition to the embedded EAV and SAV timing signals, the CS7666 provides individual synchronization output signals which are employed by many video encoder circuits. These synchronization signals are typically used to interface the ITU-656 digital video stream to other components and subsystems. The individual synchronization signals include HREFOUT and VREFOUT.

HREFOUT/HSYNC

HREFOUT is an active-high signal indicating when active pixel data is being transmitted on DOA[9:0] or DOB[9:0]. HREFOUT is low when non-active picture data is being transmitted during horizontal blanking. Depending on the mode of operation, the HREFOUT signal follows either the HREFIN signal or the HREF defined by the EAV and SAV code.

The HREFOUT pin may also be configured to provide a HSYNC output that provides an active low pulse for 64 pixel clocks whose falling edge occurs 16 pixel clocks after the end of active video for NTSC (12 clocks for PAL) as per the ITU-R BT.601 specification. HSYNC is chosen by setting the Operation Control Register II (07h) HS_SEL bit (bit 0) to a value of 1. This pin may be inverted by setting the H_INV bit (register 07h bit2) to a value of 1. The HSYNC signal may be delayed by 0, 0.5, 1, or 1.5 pixel clocks by setting H_SFT[1-0] appropriately (register 07h bits 5 and 4.)

VREFOUT/VSYNC

VREFOUT is an output signal that is active high when the CS7666 is putting out active video lines. The active-low portion of this signal defines the vertical blanking period. If the VS_SEL bit in register 07h is set, this output pin produces a vertical sync signal that is compatible with current PAL or NTSC analog systems. See Figure 4. This signal is

active for 3 line times in NTSC mode (bit 5 of register 04h = 0) and 2.5 line times in PAL mode (bit 5 of register 04h = 1.) This line may be inverted by setting the V_INV bit (register 07h) to a value of 1.

Alternately, when the ZV mode bit in register 06h is set, this output behaves as a VSYNC signal appropriate for ZV ports. In the ZV mode, the VSYNC signal is active-high during the first six horizontal line periods of every field. The transition in VSYNC signal lags the HREF signal's rising edge during odd fields and leads the rising edge of HREF during even fields.


Digital Output Formats

The CS7666 outputs data in a 20-Bit wide format at the output pixel clock rate. Alternately, the data can be multiplexed in a 10-bit format at a 2x output pixel clock rate. Figures 5 and 6 detail the clock and data relationships. The output data transitions on the falling edge of the clock such that the rising edge of the clock can be used to latch the data into subsequent circuitry.

The CS7666 delivers 4:2:2 component digital video output data in YCrCb format. The data conforms to the ITU-R BT.656 specification. The Y component range is 16-235 (8-bit data) and the Cr and Cb component ranges are 16-240 (8-bit data). However, by setting CLIP_OFF (register 07h bit 6) to a value of 1, the output data can be extended to a range of 1-254 (8-bit data). Only 00 and FF are restricted to allow digital timing codes.


The digital outputs can be configured for 10-bit interleaved Y and CrCb data, or for 20-bit parallel operation. The INTERL bit of the Operational Control Register 06h determines which output format is active. Logic 0 places the CS7666 in interleave mode with output data on channel "A." Logic 1 places the CS7666 in non-interleaved mode where luminance data is output on channel "A" and chrominance data is output on channel "B."





12 DS302PP1





NOTE: EAV, SAV, and Blanking data values are based on the 8 MSB's of the output data, the two LSBs are considered fractional.

Figure 5. 2x Pixel Clock, 10-Bit interleaved Output Format for 640x480 Image Format.




Figure 6. 1x Pixel Clock, 20-Bit Parallel Output Format for 640x480 Image Format.



In 20-bit wide mode, the luminance information is output on DOA[9:0] and the chrominance information is output on DOB[9:0].

	Parallel INTERL = 1	Interleaved INTERL = 0
DOA[9:0]	10-Bit	Interleaved 10-Bit
	Luminance Data	Luminance Data
		and 10-Bit
		Chrominance Data
DOB[9:0]	10-Bit	0
	Chrominance Data	
CLKOUT	Pixel Rate	2x Pixel Rate

Table 5. INTERL Controlled Output Formats

The CS7666 supports both 8-bit and 10-bit operation as per the ITU-656 recommendation. The ITU-656 recommendation defines the primary data path as 8-bits wide with two additional fractional bits that can be used to form a 10-bit data path. If only 8-bits of output data are used, the two LSBs, DOA1 and DOA0 (DOB1, DOB0) are not used. However, DOA[9:2] (DOB[9:2]) are connected exactly the same as in a 10-bit system. This is essential to properly pass the image data and synchronization signals to the next component.

Internal Horizontal Scaler

The internal horizontal scaler is used to bridge between common CCD imager formats and computer or television formats. In the CS7665 compatibility mode (default after reset) a 4:5 data rate scaler is

selected by setting the INTERP pin (pin 54 on the CS7666) to a logical one. The 4:5 scaler will convert a standard 512 horizontal pixel width CCD imager used for cam-corders into the VGA 640x480 format. The CS7615 (if that device is used in the system) must also have its INTERP pin set high.

Register 04h bit 4	Pin 54	Operation	Scaling Ratio
0	0	CS7665 mode	1:1
0	1	CS7665 mode	4:5
1	Χ	CS7666 mode	programmable

Table 6. INTERP Pin (Pin 54)

When the CS7666 is in the native CS7666 mode (True_7666 in register 04h set to 1), the INTERP pin is ignored and the internal scaling ratio is programmed by the user. The CS7615 must have its INTERP pin tied to ground.

Several pre-defined scaler modes may be selected by writing a 3-bit value to bits 0-2 of register 04h. These default scaling modes are described in Table 7. If the CUSTOM bit (bit 3 of register 04h) is set to a 1, then the scaling ratio is determined by the M and N values contained in the Scaler Control registers (2Dh - 2Fh.)

CLKIN and CLKIN2X Input Timing

The CLKIN, pin 55, will always require a primary pixel rate clock source. CCD manufacturers generally specify a pixel clock frequency that is compat-

Mode	CCD Format	CCD Clock (MHz)	Output Format	Input Clock (MHz)	Scaling Ratio
000	CCD	½ input clock	same as CCD	(30 MHz max.)	1:1
001	512x480	9.818	640x480	24.5454	4:5
010	512x480	9.346	720x480	27.000	9:13
011	512x576	9.281	720x480	27.000	11:16
100	362x480	6.75	640x480	24.5454	11:20
101	362x480 6.75		720x480	720x480 27.000	
	362x576	6.75	720x576	27.000	
110	512x576	9.563	720x576	27.000	17:24
111	111 512x480 9.000		720x480	27.000	2:3
	512x576	9.000	720x576	27.000	

Table 7. Default Scaling Modes (Register 04h)



ible with one of the analog encoders that can be used with a given imager. If an analog encoder is used in the camera to generate an analog output, the pixel clock frequency expected by the encoder must be matched precisely. However, digital display systems, such as those based on VGA graphics adapter cards and Zoom Video systems, are generally not sensitive to pixel clock frequency, and will tolerate a wide range of pixel and frame rates.

Specific pixel-rate clock frequencies for analog encoders include 14.31818 MHz for 768H imagers, the primary ITU-601 13.5 MHz for 720H imagers, and down to 12.272727 MHz clock rates for 640H VGA format imagers.

In CS7665 compatibility mode (register 04h bit 4 = 0), The CLKIN2X, pin 56, will either require a 2.5X CCD pixel rate clock when the internal 4:5 scaler is enabled (INTERP pin high) or a 2x times the CCD pixel rate clock in non-interpolation mode (INTERP pin low). The CLKIN2X pin is used as a crystal input pin when the CS7666 is in native mode (register 04h bit4 = 1).

CLKOUT

CLKOUT follows the output data rate as described in the Digital Output Formats section. In the non-interleaved mode the clock output is at the output luma sample rate whereas in the interleaved mode the clock output is at 2x the output luma sample rate.

INTERNAL PROCESSING

The internal operation of the CS7666 can be separated into several distinct blocks. The following section provides an overview of how these blocks operate and interact.

Input Data Format and Chroma Separator

The CS7666 accepts up to 10-bit MYCG image data from a CCD digitizer such as the CS7615. suitable CCD analog processing unit. The CS7666 internally converts the four-color CCD MYCG in-

terlaced image data into the various color space formats. These include RGB and YUV, as well as YCrCb. The individual image adjustments are performed in the most appropriate color space representation. Ultimately the image is converted to YCrCb format for outputting data.

Color Saturation Control

Color saturation control is via the Red Saturation and the Blue Saturation control register addresses 0Ah and 0Bh.

White Balance and Gamma Correction

The red and blue color balances can be adjusted through the I²C control port. During the AWB (automatic white balance) sequence the red level is adjusted to minimize the (Y-R) difference component; similarly the blue level is adjusted to minimize the (Y-B) color difference component. An automatic white balance is initiated by writing a 1 to register 05h bit 1. For manual control, the red balance is accessed through register 08h, and the blue balance is accessed through register 09h.

Gamma correction is provided to offset the non-linear illumination profile of the display device. Separate 256 entry tables are supplied for red, green, and blue. Each entry is 8-bits. The gamma table is programmed through register 0Ch. The write format is similar to the write format described in the normal I²C operation section later in this document. The first byte contains the CS7666 device address and write bit, the second byte contains the CS7666 gamma table register address (0Ch), the third byte determines which gamma RAM to update (red, green, and blue), the next 256 bytes contain the gamma table entries.

The blue gamma RAM is selected by setting register 0Ch bit 0 to a one; the green gamma RAM is selected by setting register 0Ch bit 1 to a one; and the red gamma RAM is selected by setting register 0Ch bit2 to a one. Any, or all of the gamma RAMs may be selected. The most common implementation is



to write the same gamma table to all 3 RAMs by setting bits 0-2 high. The gamma table itself is loaded from low to high. The first byte after the RAM selection byte will correspond to the value used when the input data is 00h, the 256th byte after the RAM selection byte will correspond to the value used when the input data is FFh.

The gamma table is read in a similar manner. However, certain restrictions are made to reads. First, the gamma RAMs may only be read one at a time (RAM selection byte = 01,02,04 only) and, second, the gamma table may only be read when gamma correction is disabled (register 05 bit2 = 0).

Chroma Kill

As the brightness of an image increases, the green, yellow, cyan, and magenta pixels within the CCD array will saturate at different intensity levels. As a result, a highly illuminated object or light source may start to look cyan. To overcome this effect, an internal Chroma killer circuit compares the luma and chroma values of each pixel to a set of programmable thresholds. If the pixel's luma value is greater than the Y_THR value (register 27h) and its Cr and Cb values are between the CR_THR_H, CR_THR_L, CB_THR_H, and CB_THR_L threshold values respectively, then that pixel will lose its chroma value (become white.) These thresholds are stored in registers 27h - 2Ch.

Internal Filters

The CS7666 has an internal low-pass chroma filter to reduce the effects of color aliasing. This filter is enabled by writing a value of 0 to bit 4 of register 05h. The CS7666 also contains a luma peaking filter to enhance the edges of blurred images. This filter is enabled by setting register 05h bit 3 to a value of 0.

INTERNAL REGISTER STRUCTURE AND USER INTERFACE

The user interface describes the user's external view of the CS7666 and the basic control operations. These areas include digital data output modes and organization, timing and synchronization signals, I²C interface, and miscellaneous controls.

The CS7666 has two I^2C ports: (1) a slave I^2C port called the primary I²C port, and (2) a secondary I²C port with limited I²C master capabilities. The primary I²C port allows an external controller to control the CS7666. It is assumed the external controller will also directly control any other I²C slave devices on the camera board. This is the normal I²C operation mode of CS7666. The secondary I²C port, on the other hand, may be used to control all the other slave devices on a camera board through the CS7666 only. This feature is useful when the external I²C controller is used to control multiple cameras. When used in this configuration the 4BYTEMODE pin (pin 1) of the CS7666 must be tied high and the device is operated in four-byte mode.

Operating CS7666 in Normal I²C Configuration (Three-Byte Mode)

In normal mode, the CS7666 is connected as a slave device to an external I²C controller through the primary I²C port. The connection is done via a two-wire serial bus. Other I²C devices on the camera may also share the same serial bus. The external controller communicates with the I²C devices by sending and receiving short packets of 8-bit words in accordance with the I²C protocol. The packets contain the station address of the target device, the desired register address, and data.

There are three packet formats: WRITE format, ADDRESS SET format, and READ format. Each packet is addressed to a device by the station address. The LSB of the station address is the R/W (data direction) bit. This bit is set LOW in the WRITE and ADDRESS SET packets, and it is set



HIGH for READ packets. The master can read and write to non-existent registers within the selected device. WRITE operations will have no effect; READ operations will return a value of 00h.

Station Address

Each device on the I²C bus has a unique 7-bit address. An eighth bit, the R/W bit, determines if the current data transfer writes data to the slave device or reads data from the slave device. It is common to represent the station address and R/W bit as two 8-bit station addresses, one address for write accesses and another address for read accesses. We will follow this practice. The CS7666 default station address is 34h for writes and 35h for reads. The station address can be changed by writing a new station address to register FFh. The value written to this register does not include the R/W bit. For example. The default station address (34h write / 35h read) will be stored as 1Ah in register FFh.

Write Operations in Three-Byte Mode

The WRITE format consists of a three-byte packet. The first byte is the station address with the data direction bit set LOW to indicate a write. The second byte is the device register address (0..255). The third byte is the register data (0..255). No additional bytes are allowed.




Figure 7. I²C configuration showing primary and secondary I²C busses.

Byte Sequence	WRITE Format Packet Detail			
First Byte	Station Address with LSB Set LOW			
Second Byte	Device Register Address (0255)			
Third Byte	Register Data (0255)			

Table 8. WRITE Format Packet

Address Set Operation

The ADDRESS SET format consists of a two-byte packet which sets the address of a subsequent READ operation. The first byte of the Station Address with the LSB (data direction bit) set LOW to indicate a write operation. The second byte is the register address (0..255). The ADDRESS SET format is the same as the WRITE format, without the register data (third byte).

Byte Sequence	Packet Details			
First Byte	Station Address with LSB Set LOW			
Second Byte	Device Register Address (0255)			

Table 9. ADDRESS SET Format Packet Operation

Read Operations in Three-Byte Mode

The READ operation may consist of two or more bytes. The first byte is the station address with the LSB (data direction bit) set HIGH indicating a read operation. The addressed device then sends one or more bytes back from the register last addressed by the previous WRITE operation or the previous ADDRESS SET operation.

Byte Sequence	READ Format Packet Details
First Byte	Station Address with LSB set HIGH;
	Source Device then Returns One
	Byte of Register Data (0255)
Second Byte	Returned data from CS7666

Table 10. READ Format Packet.

Operating CS7666 in Four-Byte I²C Configuration

In this configuration the external controller talks only to the CS7666 through the primary I²C interface. All the other slave devices on the camera



board are tied to the secondary I²C port of the CS7666. WRITE and READ packets only are defined in four-byte mode. Independent address set operations to slave devices on the secondary I²C bus is not allowed in four-byte mode. Four-byte mode is active when the 4BYTEMODE pin (pin 1) is logic high.

Write Operations in Four-Byte mode

All WRITE operations from an external controller, through the CS7666, to any slave device must use the four-byte mode; this includes writing to the CS7666 itself. The external controller sends a four-byte WRITE command to the CS7666 which initiates a WRITE operation to the destination slave device and sets the I2CBUSY bit in the status register (01h). The I2CBUSY bit is cleared when the write operation on the secondary bus is complete. The External controller can poll the status register to check if the CS7666 has completed the command.

The CS7666 has a one command buffer which allows the external controller to queue one additional command while the current command is still being executed. If more than one command is sent before the I2CBUSY bit is cleared, the CS7666 saves only the last command and executes it after the current one is completed. Commands that involve writing or reading only to CS7666 registers are not put in the queue but are executed immediately without affecting any transactions occurring on the master I²C interface.

Any attempt by the external I²C controller to write to the CS7666 registers while the CS7666 is busy initializing from an external EEPROM will be ignored. However, reads from the CS7666 are allowed during this time.

If, during a READ or WRITE operation to a slave device, the CS7666 fails to receive an acknowledge bit the execution of the command is aborted and the NODEV bit in the status register is set high. This

bit remains set unless it is explicitly cleared by writing to it or a new command is written to CS7666.

Byte Sequence	WRITE Format Packet Detail		
First Byte	Station Address of CS7666 with LSB		
	Set LOW		
Second Byte	Station Address of target slave		
	device with LSB Set LOW		
Third Byte	Device Register Address (0255)		
Fourth Byte	Register Data (0255)		

Table 11. Four-byte WRITE Format Packet

Read Operations in Four-Byte Mode

The READ operation in four-byte mode first requires a three-byte READ-TRIGGER packet to the CS7666. The first byte is the station address of the CS7666 with the LSB set LOW. The second byte is the target slave device's station address with the LSB (data direction bit) set HIGH. The third byte is the register address (0..255).

Byte Sequence	READ-TRIGGER format Packet Details
First Byte	CS7666 Station Address with LSB Set LOW
Second Byte	Target device Station Address with LSB Set HIGH
Third Byte	Device Register Address (0255)

Table 12. READ-TRIGGER packet in four-byte mode

The READ-TRIGGER packet initiates a READ operation by the CS7666 from the target slave device on the secondary I²C bus. The status register in the CS7666 may be checked to see if the read operation has been completed. The I2CBUSY bit in status register 01h is set to zero when the operation is completed.

On completion of a read cycle from the target device, the CS7666 places the data read into the Slave Data Hold register at address 19h. The external controller can read this data through the primary I²C port. This requires first performing an AD-DRESS SET operation to set the address to 19h and



then sending a one-byte station address indicating read to the CS7666. The data from register 19h is then returned by the CS7666.

Byte Sequence	WRITE Format Packet Detail
First Byte	Station Address of CS7666 with
	LSB Set LOW
Second Byte	Station Address of CS7666 with
	LSB Set LOW
Third Byte	Slave Data Hold reg. address 19h

Table 13. Address Set for Slave Data Hold register in Four-byte mode

Byte Sequence	READ Format Packet Details
First Byte	CS7666 Station Address with LSB set HIGH.
•	Returned data from register 19h of CS7666

Table 14. READ Format Packet.

Initializing Slave Devices on Secondary I²C bus from an EPROM

An EPROM may be attached to the secondary I²C bus for initialization purposes. Resetting the CS7666 initiates a download of register values from the EPROM into any of the slave devices on the secondary I²C bus. The EPROM is assumed to be at station address A0h. If during initialization, the CS7666 does not receive an acknowledge bit from the EPROM, all transactions with the EPROM are aborted and the NODEV status bit is set in status register at address 01h.

The data within the EPROM is formatted in three-byte packets that represent the destination address, register address, and data. After reading a packet, the CS7666 initiates an I²C bus cycle using the first byte as the device station address, the second byte as the device register address, and the third byte as the data being written to the device. If an acknowledge is received from the target device, the CS7666 will fetch the next 3 bytes from the EPROM and repeat the process. The only exception being the gamma table whose entire 256 bytes is transferred in one I²C write cycle. This process will continue

until the total number of packets read equals the value in the EEPROM count register (registers 1Ah and 1Bh), a HALT command is executed, or no acknowledge is received from the target device.

While the CS7666 is downloading from the EPROM, the INITACT bit (register 01h bit3) is set in the status register of CS7666. All attempts to write to CS7666 registers by an external controller will be ignored during this time.

Controlling the Configuration Process

The simplest configuration would consist of an EPROM with one configuration file. In this case, the first commands in the EPROM should write the total number of packets in the EEPROM. This data is written to the EEPROM count high and low byte registers (registers 1Ah and 1Bh). Subsequent bytes would contain all the necessary data to configure the camera. This data will be read in a sequential fashion.

If, however, multiple configurations are desired, the EEPROM may be programmed with multiple sets of data, and the CS7666 programmed to select one of 8 configurations. The CS7666 incorporates 3 commands to handle multiple configurations: SKIP, JUMP, and HALT.

The SKIP command tells the CS7666 to skip to the address within the EEPROM specified by the Configuration Control registers (30h - 3Fh). The Configuration Control registers are used in pairs to provide a 11-bit EEPROM address. The Configuration Index register determines which two of the 8 pairs will be used.

The Configuration Index Register is loaded automatically after reset by the CS7666. The CS7666 will attempt a read cycle from the parallel I/O port of a Crystal CS495X series video encoder or SAA8574 I²C port expander from Philips Semiconductors. If the read cycle is successful, the Configuration Index register will contain the state of the lower 3 bits of the parallel I/O port. If both the



SAA8574 and a CS495X series part are present, the CS495X series part I/O port value will be used. A set of shunts or DIP switches attached to the I/O port provides a convenient way to select up to 8 configurations. The SKIP command is executed by writing a 1 to bit 1 of the EEPROM Control register (42h).

The JUMP is similar to the SKIP command. The user loads a jump address into the Jump Control registers (40h and 41h) and then executes the JUMP command by setting bit 2 of the EEPROM Control register (42h) to a 1. The jump command may be used to reduce the amount of required EE-PROM space by allowing multiple configurations to share common data. For example, three configurations may be necessary to adjust for three different CCD timings, but they may all share a common gamma table.

The HALT command is used to stop the execution of the boot state machine. When all necessary data has been read from the EEPROM, writing a 1 to bit 0 (HALT) of the EEPROM Control register will safely stop the boot process.

The total number of packets that may be stored in the external EEPROM is 2k/3 or 682 3-byte commands. Gamma table packets contain 259bytes.

A typical map of the EPROM table is shown in Figure 8. The only exception to this organization is data for the CS7666 gamma table. The data for the gamma table is organized as shown in Figure 9.

Reserved Registers and Test Pins

To ensure proper operation of the CS7666, connect SCANMODE (pin 53) and SCANENABLE (pin 64) to ground, and connect TESTPINB (pin 60) and TRANSP (pin 61) to VDD. Registers 23h - 26h must be set to a value of FFh after reset. All other reserved registers may be left in their default states.




Figure 8. Map of EPROM table for initialization of registers




Figure 9. Map of EPROM table for storing gamma ram initialization data.



Master Reset Register (00h)

7	6	5	4	3	2	1	0
res	res	res	res	res	res	res	MR
			Reserved				W

MR

Setting bit MR0 to logic high will initiate a CS7666 master reset equivalent to executing an external reset using the RESET pin. All registers will be placed in their default state, and the download of any external EPROM present on the secondary I²C bus will be initiated. The bit is self-cleared.

Status Register (01h)

7	6	5	4	3	2	1	0
res	P4BYTE	INTERP	HIZENB	INITACT	I2CBUSY	NODEV	EVNFLD
Reserved	R	R	R	R	R	R	R

EVNFLD Logic high indicates even field of interline-transfer CCD. Logic low indicates odd field of inter-

line-transfer CCD. This bit provides a course means of synchronizing to the field rate.

NODEV Logic high indicates that the addressed slave device on the secondary I²C bus did not respond.

I2CBUSY Logic high indicates that the CS7666 secondary I²C master is busy accessing the addressed

slave device.

INITACT Logic high indicates the CS7666 master is busy initializing registers from the external I²C

EPROM on the secondary I²C bus (if present).

HIZENB Pin 63 status.

INTERP Pin 54 status.

P4BYTE Pin 1 status.

PIN I/O Control (02h)

7	6	5	4	3	2	1	0
res	res	res	res	res	UV_ENB	FIELDOUT	PLLOUT
		Reserved	R/W	R/W	R/W		

PLLOUT Logic high enables the PLL clock output to the CS7615 (pin 51). This pin was a NC on the

CS7665.

FIELDOUT Logic high changes FIELD (pin 62) from an input to an output pin. Default is input.

UV_ENB Logic high replaces FIELD with a U/V clock.

Digital Gain Register (03h)

7	6	5	4	3	2	1	0
res	res	res	DG4	DG3	DG2	DG1	DG0
Reserved					R/W		

DG[4:0] Controls the digital gain applied to the Y (Luminance) signal after the RGB to YCrCb converter block. The range of gains are from 0 to 31/8 in increments of 1/8. A gain of 0, indicates no bright-

ness.



Scaler Control (04h)

7	6	5	4	3	2	1	0
res	res	PAL	TRUE_7666	CUSTOM	MODE2	MODE1	MODE0
Reserved		R/W	R/W	R/W		R/W	

MODE[2:0] Selects 1 of 8 pre-defined scaling ratios.

CUSTOM When set, scaler uses custom values held in registers 2Dh-2Fh.

TRUE_7666 When set, pin 54 is ignored and the CS7666 is in native mode. The default is CS7665 compat-

ibility mode. (pin 54 selects 5:4 scaler.)

PAL Logic 1 selects PAL timing for HREF and VREF. Default is NTSC.

Feature Control Register (05h)

7	6	5	4	3	2	1	0
res	res	res	CHROFF	LUMOFF	GAMON	AWB	res
Reserved			R/W	R/W	R/W	R/W	Reserved

AWB The Automatic White Balance procedure is initiated by pointing to a white scene and setting this

bit high. The bit will return a logic high while the AWB procedure is in progress. Setting this bit low will have no effect. This bit will always be read as a "0" when the AWB is not in progress.

GAMON The gamma correction from the gamma ram look up table is applied to the video signal in R-G-

B space when this bit is set high. The gamma ram is a fully user programmable, 256 entry look

up table.

LUMOFF Setting LUMOFF bit high disables the luma peaking filter.

CHROFF Setting the CHROFF bit high disables the chroma low-pass filter for minimizing color aliasing.



Operational Control Register (06h)

7	6	5	4	3	2	1	0
res	ZV	INTERL	INREF	OE	POSPIX	EBLU	OBLU
Reserved	R/W	R/W	R/W	R/W	R/W	R/W	R/W

OBLU Logic high causes the first line after VREF of the odd field to be processed as a BLUE line. Logic

low causes the first line of the odd field to be processed as a RED line.

EBLU Logic high causes the first line after VREF of the even field to be processed as a BLUE line.

Logic low causes the first line of the even field to be processed as a RED line.

POSPIX Logic "1" causes the first pixel of the first line to be treated as a positive pixel in the color sep-

aration block. Logic "0" causes the first pixel to be treated as a negative pixel. Try toggling this

bit if the colors appear "reversed".

OE The Output Enable Bit operates in conjunction with the external Output Enable Pin, as illustrat-

ed in Table 15.

OE Bit	OE Pin	Digital Outputs
0	0	Enabled
0	1	High-Z
1	0	High-Z
1	1	Enabled

Table 15. OE Pin and Bit Operation

INREF Logic "1" causes CS7666 to accept HREF input and VREF input pins as the reference inputs

signals. EAV and SAV codes in the CCD data stream are ignored. Logic "0" causes the internal de-formatter to decode and follow the embedded EAV and SAV codes sent from the CCD dig-

itizer (as with the CS7615).

INTERL Logic "0" places the digital outputs in interleaved mode with alternate Y and CrCb data on the

DO_[A0..A9] 10-Bit output. Logic "1" places the digital outputs in parallel mode with Y data on

DO_{[A0..A9}] and CrCb on the DO_[B0..B9] outputs.

ZV A Logic "1" causes VREFOUT pin to output a VSYNC signal compatible with ZV port specifica-

tions as well as many composite video encoders.



Operational Control Register II (07h)

	7	6	5	4	3	2	1	0
٦	ΓEST_AA	CLIP_OFF	H_SFT1	H_SFT0	V_INV	H_INV	VS_SEL	HS_SEL
	R/W	R/W	R/W		R/W	R/W	R/W	R/W

HS_SEL Logic 1 causes HSYNC to be output on pin 31. Logic low causes HREF (horizontal blank) to be

output on pin 31.

VS SEL L.ogic 1 causes VSYNC to be output on pin 30. Logic low causes VREF (vertical blank) to be

output on pin 30.

H_INV Logic 1 inverts the polarity of pin 31.

V_INV Logic 1inverts the polarity of pin 30.

H_SFT[1:0] Shifts the the signal on pin 30 from 0 to 3 clock cycles.

CLIP_OFF When set, excludes only 00 and FF from output data. Otherwise ITU BT

TEST_AA This bit is reserved for test purposes and may be set as a 1 or a 0.

Red Balance Register (08h)

7	6	5	4	3	2	1	0			
RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0			
	R/W									

RB[7:0]

The Red Balance register controls the red contribution to the R-Y chrominance signal. When the register value is 00h, the red contribution is minimized; when the register value is FFh, the red contribution is maximized. When the AWB correction is in progress, this register value is adjusted such that the absolute magnitude of the R-Y signal is minimized.

Blue Balance Register (09h)

7	6	5	4	3	2	1	0
BB7	BB6	BB5	BB4	BB3	BB2	BB1	BB0
			R	/W			

BB[7:0]

The Blue Balance register controls the blue contribution to the B-Y chrominance signal. When the register value is 00h, the blue contribution is minimized; when the register value is FFh, the blue contribution is maximized. When the AWB correction is in progress, this register value is adjusted such that the absolute magnitude of the B-Y signal is minimized.

Red Saturation Register (0Ah)

7	6	5	4	3	2	1	0	
RS7	RS6	RS5	RS4	RS3	RS2	RS1	RS0	
R/W								

RS[7:0]

The Red Saturation register value controls the amplitude of the R-Y chrominance signal. When the register value is 00h, the amplitude of the R-Y is minimized; when the register value is FFh, the amplitude of the R-Y is maximized.



Blue Saturation Register (0Bh)

7	6	5	4	3	2	1	0
BS7	BS6	BS5	BS4	BS3	BS2	BS1	BS0
			R	/W			

BS[7:0]

The Blue Saturation register value controls the amplitude of the B-Y chrominance signal. When the register value is 00h, the amplitude of the B-Y is minimized; when the register value is FFh, the amplitude of the B-Y is maximized.

Gamma Correction Register (0Ch)

Writing to the gamma register (0Ch) selects the R, G, and/or B ram. Continuing data writes without sending a stop bit after the register write results in writes to the ram locations starting with 00h and continuing to FFh. Reads from register 0Ch function in a similar way. NOTE: All three gamma rams may be selected for simultaneous writes, but read should be done one ram table at a time.

7	6	5	4	3	2	1	0
GC7	GC6	GC5	GC4	GC3	GC2	GC1	GC0
			R	/W			

GC0 Logic "1" selects BLUE gamma ram for subsequent access.

GC1 Logic "1" selects GREEN gamma ram for subsequent ram access.

GC2 Logic "1" selects RED gamma ram for subsequent ram access.

GC[0:7] Provide R/W access to ram after gamma ram table has been selected.

Test Control A Register (0Eh)

This register is reserved

Test Control B Register (0Fh)

This register is reserved.

YR Coefficient Register (10h)

7	6	5	4	3	2	1	0
YR7	YR6	YR5	YR4	YR3	YR2	YR1	YR0
			R	/W			

Color separation and color space conversion coefficient.

CrR Coefficient Register (11h)

7	6	5	4	3	2	1	0
CrR7	CrR6	CrR5	CrR4	CrR3	CrR2	CrR1	CrR0
			R	/W			

Color separation and color space conversion coefficient.



CbR Coefficient Register (12h)

7	6	5	4	3	2	1	0
CbR7	CbR6	CbR5	CbR4	CbR3	CbR2	CbR1	CbR0
			R	/W			

Color separation and color space conversion coefficient.

YG Coefficient Register (13h)

7	6	5	4	3	2	1	0
YG7	YG6	YG5	YG4	YG3	YG2	YG1	YG0
			R	/W			

Color separation and color space conversion coefficient.

CrG Coefficient Register (14h)

7	6	5	4	3	2	1	0
CrG7	CrG6	CrG5	CrG4	CrG3	CrG2	CrG1	CrG0
			R	/W			

Color separation and color space conversion coefficient.

CbG Coefficient Register (15h)

7	6	5	4	3	2	1	0
CbG7	CbG6	CbG5	CbG4	CbG3	CbG2	CbG1	CbG0
			R	W			

Color separation and color space conversion coefficient.

YB Coefficient Register (16h)

7	6	5	4	3	2	1	0
YB7	YB6	YB5	YB4	YB3	YB2	YB1	YB0
			R	/W			

Color separation and color space conversion coefficient.

CrB Coefficient Register (17h)

7	6	5	4	3	2	1	0
CrB7	CrB6	CrB5	CrB4	CrB3	CrB2	CrB1	CrB0
			R	/W			

Color separation and color space conversion coefficient.



CbB Coefficient Register (18h)

7	6	5	4	3	2	1	0
CbB7	CbB6	CbB5	CbB4	CbB3	CbB2	CbB1	CbB0
			R	/W			

Color separation and color space conversion coefficient.

Slave Data Hold Register (19h)

When an external I²C controller initiates a register read from a slave device on the secondary I²C bus through CS7666, the returned data is placed in this register. The external controller may then read the data from the Slave Data Hold register. This register is read only.

EPROM Count Low Byte Register (1Ah)

Lower byte of the number of triple-bytes to be read from EPROM upon reset of CS7666. This register is read only.

EPROM Count High Byte Register (1Bh)

Upper byte of the number of triple-bytes to be read from EPROM upon reset of CS7666. This register is read only.

Version (Major) Register (1Ch)

The major version register (device ID) in the CS7666 is assigned the value FEh. This register is read only.

Version (Minor) Register (1Dh)

The minor version register in CS7666 rev A. is assigned the value 00h. With each minor revision the value is increased by 1. This register is read only.

Low Power Register (20h)

7	6	5	4	3	2	1	0
res	res	res	res	res	res	res	PD
			Reserved				R/W

PD Setting bit PD to "1" will place the CS7666 in low power mode.

Test Enable Register (21h)

This register is reserved.

Reserved Register (22h)

This register is reserved and returns a valud of 00 when read.

Test_AA1 (23h)

This register is reserved and must be set to FFh for normal operation.

Test_AA2 (24h)

This register is reserved and must be set to FFh for normal operation



Test_AA3 (25h)

This register is reserved and must be set to FFh for normal operation

Test_AA4 (26h)

This register is reserved and must be set to FFh for normal operation

Flare Control 1 (27h)

7	6	5	4	3	2	1	0
Y_THR9	Y_THR8	Y_THR7	Y_THR6	Y_THR5	Y_THR4	Y_THR3	Y_THR2
			R	W			

Y_THR[9:2]

Flare control filter Y threshold bits 9-2 (MSB). (Bits 1 and 0 set to 0.)

Flare Control 2 (28h)

7	6	5	4	3	2	1	0
Cr_L9	Cr_L8	Cr_L7	Cr_L6	Cr_L5	Cr_L4	Cr_L3	Cr_L2
			R	/W			

Cr_L[9:2]

Flare control filter Cr low threshold bits 9-2 (MSB).

Flare Control 3 (29h)

7	6	5	4	3	2	1	0
Cb_L9	Cb_L8	Cb_L7	Cb_L6	Cb_L5	Cb_L4	Cb_L3	Cb_L2
			R/	/W			

Cb_L[9:2]

Flare control filter Cb low threshold bits 9-2 (MSB). (Bits 1 and 0 set to 0.)

Flare Control 4 (2Ah)

7	6	5	4	3	2	1	0
Cr_H9	Cr_H	Cr_H7	Cr_H6	Cr_H5	Cr_H4	Cr_H3	Cr_H2
			R	/W			

Cr_H[9:2]

Flare control filter Cr high threshold bits 9-2 (MSB).

Flare Control 5 (2Bh)

7	6	5	4	3	2	1	0
Cb_H9	Cb_H8	Cb_H7	Cb_H6	Cb_H5	Cb_H4	Cb_H3	Cb_H2
			R	W			

Cb_H[9:2]

Flare control filter Cb high threshold bits 9-2 (MSB). (Bits 1 and 0 set to 0.)



Flare Control 6 (2Ch)

7	6	5	4	3	2	1	0
Cb_H1	Cb_H0	Cr_H1	Cr_H0	Cb_L1	Cb_L0	Cr_L1	Cr_L0
R/W		R	/W	R	W	R	W

Cr_L[1:0] Flare control filter Cr low threshold bits 1 and 0.

Cb_L[1:0] Flare control filter Cb low threshold bits 1 and 0.

Cr_H[1:0] Flare control filter Cr high threshold bits 1 and 0.

Cb_H[1:0] Flare control filter Cb high threshold bits 1 and 0.

Scaler Control 1 (2Dh)

7	6	5	4	3	2	1	0
BYPASS1	BYPASS0	res	PLL_M4	PLL_M3	PLL_M2	PLL_M1	PLL_M0
R/W Reserved				R/W			

PLL_M[4:0] This is the PLL M value when the CUSTOM bit (bit 3 register 04h) is set.

BYPASS[1:0] See PLL section.

Scaler Control 2 (2Eh)

7	6	5	4	3	2	1	0
HALF	res	res	PLL_N4	PLL_N3	PLL_N2	PLL_N1	PLL_N0
R/W	Reserved				R/W		

PLL_N[4:0] This is the PLL N value when the CUSTOM bit (bit 3 register 04h) is set.

HALF Sets the internal PLL reference clock to 1/2 the input clock.

Scaler Control 3 (2Fh)

7	6	5	4	3	2	1	0
OFFSET7	OFFSET6	OFFSET5	OFFSET4	OFFSET3	OFFSET2	OFFSET1	OFFSET0
			R/	W			

OFFSET[7:0] This value controls the offset fo the internal Scaler.

Configuration Control 0 (30h)

7	6	5	4	3	2	1	0
res	res	res	res	res	SKP010	SKP09	SKP08
		Reserved			R/W		

This register contains the 3 MSBs of the EEPROM address used when the SKIP bit is set (bit1 register 42h) and the Configuration Index Register (43h) is set to 00h.



Configuration Control 1 (31h)

7	6	5	4	3	2	1	0
SKP07	SKP06	SKP05	SKP04	SKP03	SKP02	SKP01	SKP00
			R/	W			

This register contains the 8 LSBs of the EEPROM start address used when the SKIP bit is set (bit1 register 42h) and the Configuration Index Register (43h) is set to 00h.

Configuration Control 2 (32h)

7	6	5	4	3	2	1	0
res	res	res	res	res	SKP110	SKP19	SKP18
	Reserved		R/W				

This register contains the 3 MSBs of the EEPROM address used when the SKIP bit is set (bit1 register 42h) and the Configuration Index Register (43h) is set to 01h.

Configuration Control 3 (33h)

7	6	5	4	3	2	1	0
SKP17	SKP16	SKP15	SKP14	SKP13	SKP12	SKP11	SKP10
			R	/W			

This register contains the 8 LSBs of the EEPROM start address used when the SKIP bit is set (bit1 register 42h) and the Configuration Index Register (43h) is set to 01h.

Configuration Control 4 (34h)

7	6	5	4	3	2	1	0
res	res	res	res	res	SKP210	SKP29	SKP28
		Reserved		R/W			

This register contains the 3 MSBs of the EEPROM address used when the SKIP bit is set (bit1 register 42h) and the Configuration Index Register (43h) is set to 02h.

Configuration Control 5 (35h)

7	6	5	4	3	2	1	0
SKP27	SKP26	SKP25	SKP24	SKP23	SKP22	SKP21	SKP20
			R	/W			

This register contains the 8 LSBs of the EEPROM start address used when the SKIP bit is set (bit1 register 42h) and the Configuration Index Register (43h) is set to 02h.

Configuration Control 6 (36h)

7	6	5	4	3	2	1	0
res	res	res	res	res	SKP310	SKP39	SKP38
		Reserved				R/W	

This register contains the 3 MSBs of the EEPROM address used when the SKIP bit is set (bit1 register 42h) and the Configuration Index Register (43h) is set to 03h.



Configuration Control 7 (37h)

7	6	5	4	3	2	1	0
SKP37	SKP36	SKP35	SKP34	SKP33	SKP32	SKP31	SKP30
			R	/W			

This register contains the 8 LSBs of the EEPROM start address used when the SKIP bit is set (bit1 register 42h) and the Configuration Index Register (43h) is set to 03h.

Configuration Control 8 (38h)

7	6	5	4	3	2	1	0
res	res	res	res	res	SKP410	SKP49	SKP48
		Reserved		R/W			

This register contains the 3 MSBs of the EEPROM address used when the SKIP bit is set (bit1 register 42h) and the Configuration Index Register (43h) is set to 04h.

Configuration Control 9 (39h)

7	6	5	4	3	2	1	0
SKP47	SKP46	SKP45	SKP44	SKP43	SKP42	SKP41	SKP40
			R	/W			

This register contains the 8 LSBs of the EEPROM start address used when the SKIP bit is set (bit1 register 42h) and the Configuration Index Register (43h) is set to 04h.

Configuration Control 10 (3Ah)

7	6	5	4	3	2	1	0
res	res	res	res	res	SKP510	SKP59	SKP58
		Reserved				R/W	

This register contains the 3 MSBs of the EEPROM address used when the SKIP bit is set (bit1 register 42h) and the Configuration Index Register (43h) is set to 05h.

Configuration Control 11 (3Bh)

7	6	5	4	3	2	1	0
SKP57	SKP56	SKP55	SKP54	SKP53	SKP52	SKP51	SKP50
			R	/W			

This register contains the 8 LSBs of the EEPROM start address used when the SKIP bit is set (bit1 register 42h) and the Configuration Index Register (43h) is set to 05h.

Configuration Control 12 (3Ch)

7	6	5	4	3	2	1	0
res	res	res	res	res	SKP610	SKP69	SKP68
		Reserved				R/W	

This register contains the 3 MSBs of the EEPROM address used when the SKIP bit is set (bit1 register 42h) and the Configuration Index Register (43h) is set to 06h.



Configuration Control 13 (3Dh)

7	6	5	4	3	2	1	0
SKP67	SKP66	SKP65	SKP64	SKP63	SKP62	SKP61	SKP60
			R	/W			

This register contains the 8 LSBs of the EEPROM start address used when the SKIP bit is set (bit1 register 42h) and the Configuration Index Register (43h) is set to 06h.

Configuration Control 14 (3Eh)

7	6	5	4	3	2	1	0
res	res	res	res	res	SKP710	SKP79	SKP78
		Reserved		R/W			

This register contains the 3 MSBs of the EEPROM address used when the SKIP bit is set (bit1 register 42h) and the Configuration Index Register (43h) is set to 07h.

Configuration Control 15 (3Fh)

7	6	5	4	3	2	1	0
SKP77	SKP76	SKP75	SKP74	SKP73	SKP72	SKP71	SKP70
			R	/W			

This register contains the 8 LSBs of the EEPROM start address used when the SKIP bit is set (bit1 register 42h) and the Configuration Index Register (43h) is set to 07h.

Jump Control 0 (40h)

7	6	5	4	3	2	1	0
res	res	res	res	res	JMP10	JMP9	JPM8
		Reserved				R/W	

This register contains the 3 MSBs of the EEPROM address used when the JUMP bit is set (bit2 register 42h).

Jump Control 1 (41h)

7	6	5	4	3	2	1	0
JMP7	JMP6	JMP5	JMP4	JMP3	JMP2	JMP1	JPM0
			R	/W			

This register contains the 8 LSBs of the EEPROM start address used when the JUMP bit is set (bit2 register 42h).



EEPROM Control (42h)

7	6	5	4	3	2	1	0
res	res	res	res	res	JUMP	SKIP	HALT
						R/W	

State machine commands for loading EEPROM data after reset. (see extended EPROM configuration)

HALT Writing a 1 to this bit stops the reading of EEPROM data.

SKIP Writing a 1 to this bit forces the next EEPROM read cycle to occur at the address held in the

Configuration Control (n) register, where "n" is the value held in the Configuration Index Regis-

ter (43h)

JUMP Writing a 1 to this bit forces the next EEPROM access to occur at the address held in registers

40h and 40h.

Configuration Index Register (43h)

7	6	5	4	3	2	1	0
res	res	res	res	res	SW2	SW1	SW0
		Reserved		R/W			

This contains the DIP switch status at reset. (see extended EPROM configuration) The value of this register selects the appropriate Configuration register when the SKIP command is executed.

Reserved Registers (44h - FEh)

These registers are reserved and return a value of 00h when read.

Station Address Register (FFh)


7	6	5	4	3	2	1	0
res	SA6	SA5	SA4	SA3	SA2	SA1	SA0
Reserved				R/W			

CS7666 station address, 7 MSBs (the LSB of the complete 8-bit station address is determined by the LSB which acts as a read/write direction bit).





PIN DESCRIPTIONS



Power Supply Connection

VDD - Power Supply, PINS 11, 22, 26, 41, 58.

Positive digital supplies. Nominally +5 volts.

Pin 58 is an analog supply pin used for the internal PLL but may be connected to the digital supply pins under most circumstances.

GND - Digital Ground, PINS 10, 21, 27, 40, 50, 57.

Digital ground supplies.

Pin 57 is an analog ground pin used for the internal PLL but may be connected to the digital ground pins under most circumstances.



Input Data and Clocks

DI[9:0] - Digital Mosaic Inputs.

CMOS level mosaic coded CCD input data from CCD digitizer

CLKIN - Mosaic Input Data Clock, PIN 55.

Main system input clock, used to strobe incoming digital CCD mosaic data. The CLKIN frequency is the mosaic input data rate.

CLKIN2X - Mosaic Input Data Interpolation Clock, PIN 56.

Mosaic input data interpolation clock or crystal oscillator input. Twice the CLKIN input in CS7665 compatibility mode (non-interpolated output data ... see INTERP description). Twice the 5/4 output rate clock when internal 5 to 4 horizontal data rate scaler is in operation (CS7665 compatibility mode.) In CS7666 native mode, this pin operates as the crystal oscillator input pin. The required crystal frequency is 2 X (SCALER RATIO) X (INPUT DATA RATE). For example a 512x492 pixel imager running at 9.818 MHz and scaled by a factor of 5:4 would require $2 \times (5/4) \times (9.818) = 24.54$ MHz.

CLK GRG - CCD Sample Clock, PIN 51.

This clock is scaled by the internal PLL and is equal to the CLKIN2X frequency divided by the scaling ratio. This clock is intended to connect to the CS7615 master clock pin (pin 32).

XTAL_OUT – Crystal oscillator output, PIN 52.

When using the internal crystal oscillator, connect the external crystal to the XTAL_OUT and CLKIN2X pins.

HREFIN - Horizontal Input Timing Reference, PIN 32.

Active low horizontal input timing reference. Used to synchronize the output timing signals with the incoming mosaic data and timing. When used with CCD digitizers like the CS7615 which imbed the necessary timing signals in the data stream, the HREFIN signal is not needed.

VREFIN - Vertical Input Timing Reference, PIN 33.

Active low vertical input timing reference. Used to synchronize the output timing signals with the incoming mosaic data and timing. When used with CCD digitizers like the CS7615 which embed the necessary timing signals in the data stream, the VREFIN signal is not needed.

<u>I²C Serial Control</u>

SDA - Primary I²C Data Bus, PIN 28.

Primary I²C data bus. Used with SCL to read and write the internal register set.

SCL - Primary I²C Clock, PIN 29.

Primary I²C Clock. Used with SDA to read and write the internal register set.



SDASEC - Secondary I²C Data Bus, PIN 47.

Secondary I^2C data bus with limited bus mastering capabilities. Used with SCLSEC to read and write I^2C devices located on the secondary bus. Various devices can be isolated by the CS7666 from the primary I^2C bus. The CS7666 will start reading I^2C EPROM devices at addresses A0h after \overline{RESET} . It will download the EPROM contents into the specified registers inside the secondary bus devices as well as any CS7666 registers specified in the EPROM entries. Devices are typically connected to either the primary or the secondary I^2C bus. However, the two busses may be connected together when system design requires the use of EPROM initialization while at the same allowing direct access to all the camera devices from the external I^2C controller.

SCLSEC - Secondary I²C Clock, PIN 48.

Secondary I²C clock with limited bus mastering capabilities. Used with SDASEC to read and write I²C devices located on the secondary bus. Various devices can be isolated by the CS7666 from the primary I²C bus. The CS7666 will start reading I²C EPROM devices at addresses A0h after RESET, and download the EPROM contents into the specified secondary bus registers, as well as any CS7666 registers specified in the EPROM entries. Devices are typically connected to either the primary or the secondary I²C bus. However, the two busses may be connected together when system design requires the use of EPROM initialization while at the same time allowing direct access to all the camera devices from the external I²C controller.

4BYTEMODE - Four-byte Mode I²C Operation Enable, PIN 1.

Places CS7666 in the Four-byte mode for I²C transactions on the primary I²C bus. Active high.

Digital Video Outputs and Clocking

DOA[9:0] - "A" Channel Digital Output Bits.

CMOS level 10-bit digital video output channel "A." Either YCrCb interleaved digital video output data, or Y component digital video data is available at this port according to the state of bit 5 in register 06h. DOA0(LSB) is the least significant bit of channel "A"; DOA9(MSB) is the most significant bit of channel "A."

DOB[9:0] - "B" Channel Digital Output Bits.

CMOS level 10-bit digital video output channel "B." Either logic "0" in interleaved digital video output data mode, or CrCb component digital video data is available at this port according to the state of bit 5 in register 06h. DOB0(LSB) is the least significant bit of channel "B;" DOB9(MSB) is the most significant bit of channel "B."



CLKOUT - Digital Output Data Clock, PIN 59.

Digital output clock for both channel "A" and channel "B." Output data transitions on the falling edge of CLKOUT and can be latched on the rising edge. In the non-interleaved output mode, the CLKOUT rate is equal to the input mosaic pixel rate multiplied by the scaling ratio currently in use with Y data available on channel "A" and CrCb output data on Channel "B." In interleaved output mode, the CLKOUT rate is equal to twice the input mosaic pixel rate multiplied by the current scaling ratio with Y and CrCb output data available on Channel "A".

Output Mode	Mosaic	CLKIN	CLKIN2	Channel	Channel	CLKOUT	Horizontal
	Data Rate			"A"	"B"		Pixels
Interleaved, scaler disabled	9.818 MHz	9.818 MHz	19.63 MHz	YcrCb	logic "0"	19.63 MHz	512
Interleaved, scaler enabled	9.818 MHz	9.818 MHz	24.54 MHz	YcrCb	logic "0"	24.54 MHz	640
Parallel, scaler disabled	9.818 MHz	9.818 MHz	19.63 MHz	Y	CrCb	9.818 MHz	512
Parallel, scaler enabled	9.818 MHz	9.818 MHz	24.54 MHz	Y	CrCb	12.27 MHz	640

Table 16. Example 512x492 Imager Output Options (4:5 scaling ratio chosen)

INTERP - Digital Video Horizontal Data Rate Scaler Enable, PIN 54.

CMOS input enabling the internal 4:5 horizontal data rate scaler when the CS7666 is in CS7665 compatibility mode (default.) Requires that CLKIN2 be supplied with a 5/2 rate clock relative to the CLKIN clock input which is the incoming CCD mosaic data. This pin control is active logic high. This pin is ignored in CS7666 native mode.

HREFOUT - Horizontal Reference Output, PIN 30.

CMOS output providing HREF, or alternatively HSYNC horizontal blanking signal.

VREFOUT - Vertical Reference Output, PIN 31.

CMOS output providing a VREF, or alternatively VSYNC vertical blanking signal.

FIELD - Odd/Even Field Indicator, PIN 62.

CMOS input/output. As an input, the field pin synchronizes the EAV/SAV timing codes embedded in the output video datastream. As an output, the FIELD indicator changes according to the embedded EAV/SAV timing codes in the input video datastream or the HREFIN and VREFIN inputs. Odd fields are indicated with logic low, and even fields are indicated with logic high. Alternately, the Field pin can be configured as a U/V clock.

OE - Output Enable, PIN 63.

CMOS input used to place all output pins in a High-Z mode. This control works in conjunction with the OE bit (bit 3)in register 06h.



Miscellaneous

RESET - Master External Reset Control, PIN 34.

CMOS input which initiates a complete power-on reset, where all registers are reset to their defaults, and the secondary I^2C bus attempts to load any EPROM configuration information. This pin operates in conjunction with bit 0 of register 00h. \overline{RESET} is an active logic low input.

ISET - PLL bias, PIN 49.

Connect this pin to analog GND (pin 57) through a 6,000 ohm 1% resistor.

SCANMODE - Test Pin, PIN 53.

Test pin, connect to GND.

TESTPINB - Test Pin, PIN 60.

Test pin, connect to VDD.

TRANSP - Test Pin, PIN 61.

Test pin, connect to VDD.

SCANENABLE - Test Pin, PIN 64.

Test pin, connect to GND.



DEFINITIONS

Color Space

A color space is a mathematical representation of a set of colors. Three fundamental color models are RGB (used in color computer graphics and color television), YIQ, YUV, or YCrCb (used in broadcast and television systems), and CMYK (used in color printing).

RGB Color Space

The red, green, and blue (RGB) is widely used throughout computer graphics and imaging. Red, green, and blue are three primary additive colors where the individual components are added together to form the desired color.

YUV Color Space

The YUV color space is the basic color space used by the PAL (Phase Alternation Line), NTSC (National Television System Committee), and SECAM (Sequential Couleur Avec Memoire or Sequential Color with Memory) composite color video standards. The format conveys intensity in the Y component and color information in the U and V components. In an 8-bit system, where RGB range from code 0 to code 255, Y has a range of code 0 to code 255. The U component ranges over code 0 ± 112 codes, and the V component ranges over code 0 ± 157 .

YCrCb Color Space

The YCrCb color space was developed as part of Recommendation ITU-601 during the development of a world-wide digital component video standard. YCrCb are scaled and offset versions of YUV color space. Y is defined to have a nominal range of code 16 to code 235; Cr and Cb are defined to have a range of code 16 to code 240, with code equal to the zero level.

MYCG Colors

Standard "color" CCD imagers employ integrated filter dots over the individual pixels. Typically, four color filters are used, Magenta, Yellow, Cyan, and Green.


Chroma Block


A group of four adjacent CCD pixel with integrated MYCG filter dots. These four pixels are generally formed with two pixels on one horizontal scan line, and two physically just below on the next scan line. There can also be some slight horizontal shift of the pixels to smooth the image. The chroma block is generally processed using a "color separator" into YUV, YCrCb, or RGB color space before any image processing.



PACKAGE DIMENSIONS

64L TQFP PACKAGE DRAWING





	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.000	0.063	0.00	1.60
A1	0.002	0.006	0.05	0.15
В	0.007	0.011	0.17	0.27
D	0.461	0.484	11.70	12.30
D1	0.390	0.398	9.90	10.10
Е	0.461	0.484	11.70	12.30
E1	0.390	0.398	9.90	10.10
е	0.016	0.024	0.40	0.60
Ĺ	0.018	0.030	0.45	0.75
∞	0.000	7.000	0.00	7.00



• Notes •

A STITIST MANAGEMENT OF THE PROPERTY OF THE PR