

# HI1171, CXD1171

February 1996

# 8-Bit, 40 MSPS High Speed D/A Converter

### Features

- 40 MSPS Throughput Rate
- 8-Bit Resolution
- 0.25 LSB Integral Linearity Error
- · Low Glitch Noise
- Single +5V Supply Operation
- Low Power Consumption 80mW (Max)

### **Applications**

- Wireless Telecommunications
- NTSC, PAL, or SECAM
- Signal Reconstruction
- · Direct Digital Synthesis
- Imaging
- · Presentation and Broadcast Video
- Graphics Displays
- Signal Generators

### Description


The HI1171, CXD1171 is an 8-bit 40MHz high speed D/A converter. The converter incorporates an 8-bit input data register with blanking capability, and current outputs. The HI1171, CXD1171 features low glitch outputs. The architecture is a current cell arrangement to provide low linearity errors.

The HI1171, CXD1171 is available in a Commercial temperature range and is offered in a 24 lead (200 mil) SOIC plastic package.


## **Ordering Information**

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HI1171JCB, CXD1171M	-20°C to 75°C	24 Lead Plastic SOIC (200 mil)


### **Pinout**



# Typical Applications Circuit



# Functional Block Diagram



 ${\rm AV_{DD}} \quad {\rm AV_{SS}} \qquad {\rm DV_{DD}} \quad {\rm DV_{SS}}$ 

### Specifications HI1171, CXD1171

### **Absolute Maximum Ratings**

### **Thermal Information**

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

# **Electrical Specifications** $AV_{DD} = +4.75 \text{ to } +5.25 \text{V}, \ DV_{DD} = +4.75 \text{ to } +5.25 \text{V}, \ V_{REF} = +2.0 \text{V}, \ f_S = 40 \text{MHz}, \ CLK \ Pulse \ Width = 12.5 \text{ns}, \ T_A = +25 ^{\circ}\text{C} \ (\text{Note 4}).$

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNITS
SYSTEM PERFORMANCE	-				
Resolution		8	-	-	Bits
Integral Linearity Error, INL	f <sub>S</sub> = 40MHz (End Point)	-0.5	-	1.3	LSB
Differential Linearity Error, DNL	f <sub>S</sub> = 40MHz	-	-	±0.25	LSB
Offset Error, V <sub>OS</sub>	(Note 2)	-	-	0.125	LSB
Full Scale Error, FSE (Adjustable to Zero)	(Note 2)	-	-	±13	LSB
Full Scale Output Current, I <sub>FS</sub>		-	10	15	mA
Full Scale Output Voltage, V <sub>FS</sub>		1.9	2.0	2.1	V
Output Voltage Range, V <sub>FSR</sub>		0.5	2.0	2.1	V
DYNAMIC CHARACTERISTICS					
Throughput Rate	See Figure 7	40.0	-	-	MSPS
Glitch Energy, GE	$R_{OUT} = 75\Omega$	-	30	-	pV-s
Differential Gain, ΔA <sub>V</sub> (Note 3)		-	1.2	-	%
Differential Phase, Δφ (Note 3)		-	0.5	-	Degree
REFERENCE INPUT	•				
Voltage Reference Input Range		0.5	-	2.0	V
Reference Input Resistance	(Note 3)	1.0	-	-	MΩ
DIGITAL INPUTS	•				
Input Logic High Voltage, V <sub>IH</sub>	(Note 3)	3.0	-	-	V
Input Logic Low Voltage, V <sub>IL</sub>	(Note 3)	-	-	1.5	V
Input Logic Current, I <sub>IL</sub> , I <sub>IH</sub>	(Note 3)	-	-	±5.0	μΑ
Digital Input Capacitance, C <sub>IN</sub>	(Note 3)	-	5.0	-	pF
TIMING CHARACTERISTICS	•				
Data Setup Time, t <sub>SU</sub>	See Figure 1	5	-	-	ns
Data Hold Time, t <sub>HLD</sub>	See Figure 1	10	-	-	ns
Propagation Delay Time, t <sub>PD</sub>	See Figure 9	-	10	-	ns
Settling Time, t <sub>SET</sub> (to 1/2 LSB)	See Figure 1	-	10	15	ns
CLK Pulse Width, T <sub>PW1</sub> , T <sub>PW2</sub>	See Figure 1	12.5	-	-	ns
POWER SUPPLY CHARACTERISITICS		-	-	-	
IAV <sub>DD</sub>	14.3MHz, at Color Bar Data Input	-	10.9	11.5	mA
$IDV_DD$	14.3MHz, at Color Bar Data Input	-	4.2	4.8	mA
Power Dissipation	200Ω load at 2V <sub>P-P</sub> Output	-	-	80	mW

### NOTES:

- 1. Dissipation rating assumes device is mounted with all leads soldered to printed circuit board
- 2. Excludes error due to external reference drift.
- 3. Parameter guaranteed by design or characterization and not production tested.
- 4. Electrical specifications guaranteed only under the stated operating conditions.





FIGURE 1.

# **Typical Performance Curves**






FIGURE 4. OUTPUT FULL SCALE VOLTAGE vs REFERENCE VOLTAGE

FIGURE 5. OUTPUT RESISTANCE vs GLITCH ENERGY

# **Typical Performance Curves**




FIGURE 6. OUTPUT FULL SCALE VOLTAGE VS AMBIENT TEMPERATURE

# Pin Description

24 PIN SOIC	PIN NAME	PIN DESCRIPTION
1-8	D0(LSB) thru D7(MSB)	Digital Data Bit 0, the Least Significant Bit thru Digital Data Bit 7, the Most Significant Bit
9	BLNK	Blanking Line, used to clear the internal data register to the zero condition when High, normal operation when Low.
10, 13	DV <sub>SS</sub>	Digital Ground
11	VB	Voltage Bias, connect a 0.1μF capacitor to DV <sub>SS</sub>
12	CLK	Data Clock Pin 100kHz to 40MHz
14	AV <sub>SS</sub>	Analog Ground
15	I <sub>REF</sub>	Current Reference, used to set the current range. Connect a resistor to AV <sub>SS</sub> that is 16 times greater than the resistor on I <sub>OUT1</sub> . (See Typical Applications Circuit)
16	V <sub>REF</sub>	Input Reference Voltage used to set the output full scale range.
17	VG	Voltage Ground, connect a 0.1μF capacitor to AV <sub>DD</sub> .
18, 19, 22	AV <sub>DD</sub>	Analog Supply 4.75V to 7V
20	I <sub>OUT1</sub>	Current Output Pin.
21	I <sub>OUT2</sub>	Current Output pin used for a virtual ground connection. Usually connected to AV <sub>SS</sub>
23, 24	DV <sub>DD</sub>	Digital Supply 4.75V to 7V

### **Detailed Description**

The HI1171, CXD1171 is an 8-bit, current out D/A converter. The DAC can convert at 40 MSPS and run on a single +5V supply. The architecture is an encoded, switched current cell arrangement.

### **Voltage Output Mode**

The output current of the HI1171, CXD1171 can be converted into a voltage by connecting an external resistor to  $l_{OUT1}$ . To calculate the output resistor use the following equation:

$$R_{OUT} = V_{FS} / I_{FS}$$

where  $V_{FS}$  can range from +0.5V to +2.0V and  $I_{FS}$  can range from 0mA to 15mA

In setting the output current the  $I_{REF}$  pin should have a resistor connected to it that is 16 times greater than the output resistor.

$$R_{REF} = 16 \times R_{OUT}$$

As the values of both  $R_{OUT}$  and  $R_{REF}$  increase, power consumption is decreased, but glitch energy and output settling time is increased.

### **Clock Phase Relationship**

The internal latch is closed when the clock line is high. The latch can be cleared by the BLNK line. When BLNK is set (HIGH) the contents of the internal data latch will be cleared. When BLNK is low data is updated by the CLK.

### **Noise Reduction**

To reduce power supply noise separate analog and digital power supplies should be used with  $0.1\mu F$  ceramic capacitors placed as close to the body of the HI1171, CXD1171 as possible. The analog (AV<sub>SS</sub>) and digital (DV<sub>SS</sub>) ground returns should be connected together back at the power supply to ensure proper operation from power up.

### Test Circuits




FIGURE 7. MAXIMUM CONVERSION SPEED TEST CIRCUIT




FIGURE 8. DC CHARACTERISTICS TEST CIRCUIT

Test Circuits (Continued)

### (LSB) D0 10 20 OSCILLOSCOPE $\mathrm{AV}_{\mathrm{DD}}$ ۷G **≨ 200**Ω D7 **0.1**μF BLK $V_{\mathsf{REF}}$ FREQUENCY DEMULTIPLIER $1k\Omega$ 2٧ $\textbf{0.1}\mu\textbf{F}$ $\mathsf{AV}_{\mathsf{SS}}$ -H<sub>VB</sub> IREF CLK 10MHz CLK SQUARE WAVE **≨** 3.3kΩ

FIGURE 9. PROPAGATION DELAY TIME TEST CIRCUIT





FIGURE 10. SET UP HOLD TIME AND GLITCH ENERGY TEST CIRCUIT

# Small Outline Plastic Packages (SOIC)



M24.2-S
24 LEAD SMALL OUTLINE PLASTIC PACKAGE (200 MIL)

	INC	HES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.067	0.088	1.70	2.25	-
A1	0.002	0.011	0.05	0.30	-
В	0.014	0.021	0.35	0.55	-
С	0.006	0.011	0.15	0.30	-
D	0.587	0.606	14.9	15.4	1
E	0.205	0.220	5.2	5.6	2
е	0.050 BSC		1.27	BSC	-
Н	0.296	0.326	7.5	8.3	-
L	0.012	0.027	0.30	0.70	3
N	24		24		4
α	0°	10 <sup>o</sup>	0°	10 <sup>o</sup>	-

Rev. 1 4/95

#### NOTES:

- Dimension "D" does not include mold flash, protrusions or gate burrs.
- 2. Dimension "E" does not include interlead flash or protrusions.
- 3. "L" is the length of terminal for soldering to a substrate.
- 4. "N" is the number of terminal positions.
- 5. Terminal numbers are shown for reference only.
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

All Harris Semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

### Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call 1-800-4-HARRIS

### **NORTH AMERICA**

Harris Semiconductor P. O. Box 883, Mail Stop 53-210 Melbourne, FL 32902 TEL: 1-800-442-7747

(407) 729-4984 FAX: (407) 729-5321

### **EUROPE**

Harris Semiconductor Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

### **ASIA**

Harris Semiconductor PTE Ltd.
No. 1 Tannery Road
Cencon 1, #09-01
Singapore 1334
TEL: (65) 748-4200
FAX: (65) 748-0400

