

CXD2460R

Timing Generator for Progressive Scan CCD Image Sensor

Description

The CXD2460R is an IC developed to generate the timing pulses required by Progressive Scan CCD image sensors as well as signal processing circuits.

Features

- Electronic shutter function
- Supports non-interlaced operation
- Base oscillation frequency 28.636MHz
- Horizontal drive frequency switchable between 14.3/7.2MHz
- Switchable between FINE (Progressive Scan) mode or DRAFT (high-speed draft) mode
- Built-in vertical driver

Applications


Progressive Scan CCD cameras

Structure

Silicon gate CMOS IC

Applicable CCD Image Sensor

ICX205AK



Absolute Maximum Ratings


- Supply voltage VDDa, VDDb, VDDc, VDDd
 - Vss 0.5 to Vss + 7.0 V
- Supply voltage Vss VL 0.5 to VL + 26.0 V
- Supply voltage VH VL 0.5 to VL + 26.0 V
- Supply voltage VM VL 0.5 to VL + 26.0 V
- Input voltage VI Vss 0.5 to Vdda,b,c,d + 0.5 V
- Output voltage Vo Vss 0.5 to Vdda,b,c,d + 0.5 V
- Operating temperature
- Topr –20 to +75 °C • Storage temperature
 - Tstg –55 to +150 °C

Recommended Operating Conditions

 Supply voltage 1 	Vdda,	Voob, Vood	
		3.0 to 3.6	V
 Supply voltage 2 	Vddc	3.0 to 5.25	V
 Supply voltage 3 	VH	14.25 to 15.75	V
 Supply voltage 4 	VL	-9.0 to -5.0	V
 Supply voltage 5 	VM	0	V
 Operating temperating 	ature		
	Topr	-20 to +75	°C


Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



XSGA and XSGB are readout pulses that use V2A and V2B, respectively, as the VH value.

Pin Configuration (Top View)



The enclosed pins use separate power supplies.

Pin Description

1 CKO O Oscillator output. (28.6MHz) 2 Vss0 GND 3 CKI I Oscillator input. (28.6MHz) 4 OSCO O Inverter output for oscillation. (28.6MHz) 5 OSCI I Inverter input for oscillation. (28.6MHz) 6 Vbb0 Power supply. 7 TEST1 I Test. With pull-down resistor. Fix to low. 8 AVD0 Power supply. 9 RG O Reset gate pulse output. 10 Vss1 GND 11 Vss2 GND 12 H1 O Clock output for horizontal CCD drive. 13 H2 O Clock output for horizontal CCD drive. 14 AVD1 Power supply. 15 XCPDM O Clamp pulse. 16 AVD2 Power supply. 17 XSHP O Sample-and-hold pulse. 18 XSHD O Sample-and-hold pulse. 19 <th></th>	
3CKIIOscillator input. (28.6MHz)4OSCOOInverter output for oscillation. (28.6MHz)5OSCIIInverter input for oscillation. (28.6MHz)6Vod0Power supply.7TEST1ITest. With pull-down resistor. Fix to low.8AVD0Power supply.9RGOReset gate pulse output.10Vss1GND11Vss2GND12H1OClock output for horizontal CCD drive.13H2OClock output for horizontal CCD drive.14AVD1Power supply.15XCPDMOClamp pulse.16AVD2Power supply.17XSHPOSample-and-hold pulse.18XSHDOSample-and-hold pulse.20Vss3GND	
4OSCOOInverter output for oscillation. (28.6MHz)5OSCIIInverter input for oscillation. (28.6MHz)6VodoPower supply.7TEST1ITest. With pull-down resistor. Fix to low.8AVD0Power supply.9RGOReset gate pulse output.10Vss1GND11Vss2GND12H1OClock output for horizontal CCD drive.13H2OClock output for horizontal CCD drive.14AVD1Power supply.15XCPDMOClamp pulse.16AVD2Power supply.17XSHPOSample-and-hold pulse.18XSHDOSample-and-hold pulse.20Vss3GND	
5 OSCI I Inverter input for oscillation. (28.6MHz) 6 Vbd0 Power supply. 7 TEST1 I Test. With pull-down resistor. Fix to low. 8 AVD0 Power supply. 9 RG O Reset gate pulse output. 10 Vss1 GND 11 Vss2 GND 12 H1 O Clock output for horizontal CCD drive. 13 H2 O Clock output for horizontal CCD drive. 14 AVD1 Power supply. 15 XCPDM O Clamp pulse. 16 AVD2 Power supply. 17 XSHP O Sample-and-hold pulse. 18 XSHD O Sample-and-hold pulse. 19 XRS O Sample-and-hold pulse. 20 Vss3 GND	
6Vbb0—Power supply.7TEST1ITest. With pull-down resistor. Fix to low.8AVD0—Power supply.9RGOReset gate pulse output.10Vss1—GND11Vss2—GND12H1OClock output for horizontal CCD drive.13H2OClock output for horizontal CCD drive.14AVD1—Power supply.15XCPDMOClamp pulse.16AVD2—Power supply.17XSHPOSample-and-hold pulse.18XSHDOSample-and-hold pulse.20Vss3—GND	
7TEST1ITest. With pull-down resistor. Fix to low.8AVD0—Power supply.9RGOReset gate pulse output.10Vss1—GND11Vss2—GND12H1OClock output for horizontal CCD drive.13H2OClock output for horizontal CCD drive.14AVD1—Power supply.15XCPDMOClamp pulse.16AVD2—Power supply.17XSHPOSample-and-hold pulse.18XSHDOSample-and-hold pulse.19XRSOSample-and-hold pulse.20Vss3—GND	
8AVD0—Power supply.9RGOReset gate pulse output.10Vss1—GND11Vss2—GND12H1OClock output for horizontal CCD drive.13H2OClock output for horizontal CCD drive.14AVD1—Power supply.15XCPDMOClamp pulse.16AVD2—Power supply.17XSHPOSample-and-hold pulse.18XSHDOSample-and-hold pulse.19XRSOSample-and-hold pulse.20Vss3—GND	
9RGOReset gate pulse output.10Vss1GND11Vss2GND12H1OClock output for horizontal CCD drive.13H2OClock output for horizontal CCD drive.14AVD1Power supply.15XCPDMOClamp pulse.16AVD2Power supply.17XSHPOSample-and-hold pulse.18XSHDOSample-and-hold pulse.19XRSOSample-and-hold pulse.20Vss3GND	
10Vss1—GND11Vss2—GND12H1OClock output for horizontal CCD drive.13H2OClock output for horizontal CCD drive.14AVD1—Power supply.15XCPDMOClamp pulse.16AVD2—Power supply.17XSHPOSample-and-hold pulse.18XSHDOSample-and-hold pulse.19XRSOSample-and-hold pulse.20Vss3—GND	
11Vss2—GND12H1OClock output for horizontal CCD drive.13H2OClock output for horizontal CCD drive.14AVD1—Power supply.15XCPDMOClamp pulse.16AVD2—Power supply.17XSHPOSample-and-hold pulse.18XSHDOSample-and-hold pulse.19XRSOSample-and-hold pulse.20Vss3—GND	
12H1OClock output for horizontal CCD drive.13H2OClock output for horizontal CCD drive.14AVD1Power supply.15XCPDMOClamp pulse.16AVD2Power supply.17XSHPOSample-and-hold pulse.18XSHDOSample-and-hold pulse.19XRSOSample-and-hold pulse.20Vss3GND	
13H2OClock output for horizontal CCD drive.14AVD1—Power supply.15XCPDMOClamp pulse.16AVD2—Power supply.17XSHPOSample-and-hold pulse.18XSHDOSample-and-hold pulse.19XRSOSample-and-hold pulse.20Vss3—GND	
14AVD1—Power supply.15XCPDMOClamp pulse.16AVD2—Power supply.17XSHPOSample-and-hold pulse.18XSHDOSample-and-hold pulse.19XRSOSample-and-hold pulse.20Vss3—GND	
15XCPDMOClamp pulse.16AVD2—Power supply.17XSHPOSample-and-hold pulse.18XSHDOSample-and-hold pulse.19XRSOSample-and-hold pulse.20Vss3—GND	
16AVD2—Power supply.17XSHPOSample-and-hold pulse.18XSHDOSample-and-hold pulse.19XRSOSample-and-hold pulse.20Vss3—GND	
17XSHPOSample-and-hold pulse.18XSHDOSample-and-hold pulse.19XRSOSample-and-hold pulse.20Vss3—GND	
18XSHDOSample-and-hold pulse.19XRSOSample-and-hold pulse.20Vss3—GND	
19 XRS O Sample-and-hold pulse. 20 Vss3 — GND	
20 Vss3 — GND	
21 PBLK O Blanking cleaning pulse	
22 XCPOB O Clamp pulse.	
23 ADCLK O Clock output for AD conversion.	
24 RST I Reset (Low: Reset, High: Normal operation). Always input one reset pulse during power-on.	
25 MCK O Clock output for digital circuit.	
26 VDD1 — Power supply.	
27 2MCK O Clock output for digital circuit.	
28 TEST2 I Test. Fix to high.	
29 SEN I PS = High: Drive frequency setting input. PS = Low: Serial setting strobe input.	
30 SSK I PS = High: Readout method setting input. PS = Low: Serial setting clock input.	
31 SSI I PS = High: Shutter speed setting input. PS = Low: Serial setting data input.	
32 ID O Line identification signal output write enable pulse output or	XSUB output.
33 EXP O Pulse output indicating exposure is underway or checksum i	result output.

Pin No.	Symbol	I/O	Description	
34	HRO	0	Horizontal sync signal (HR) output or XSGA output.	
35	FRO	0	Vertical sync signal (FR) output or XSGB output.	
36	Vss4		GND	
37	HRI	I	Horizontal sync signal (HR) input.	
38	FRI	I	Vertical sync signal (FR) input.	
39	VM		GND (vertical clock driver GND).	
40	V1	0	Clock output for vertical CCD drive.	
41	V3	0	Clock output for vertical CCD drive.	
42	V2A	0	Clock output for vertical CCD drive.	
43	VH		15V power supply (vertical clock driver power supply).	
44	V2B	0	Clock output for vertical CCD drive.	
45	SUB	0	CCD electric charge sweep pulse output.	
46	VL		-8.0V power supply (vertical clock driver power supply).	
47	DSGAT	I	Output stop (Same operation control as SLP when low).	
48	PS	I	Parallel/serial switching for mode setting input method. (High: Parallel, Low: Serial) With pull-down resistor.	

Electrical Characteristics

DC Characteristics

(Within the recommended operating conditions)

Item	Pins	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage 1	Vdd0, Vdd1,	Vdda		3.0	3.3	3.6	V
Supply voltage 2	AVD0	Vodb		3.0	3.3	3.6	V
Supply voltage 3	AVD1	Vddc		3.0	5.0	5.25	V
Supply voltage 4	AVD2	Vddd		3.0	3.3	3.6	V
Supply voltage 5	VH	VH		14.5	15.0	15.5	V
Supply voltage 6	VM	VM			0.0	_	V
Supply voltage 7	VL	VL		-9.0		-5.0	V
Input voltage 1	CKI	VIH1		0.7Vdda			V
input voltage i	СКІ	VIL1				0.3Vdda	V
Input voltage 2	TEST1, PS	Vih2		0.7Vdda			V
input voltage z	12311, 23	VIL2				0.3Vdda	V
Input voltage 3	RST, TEST2, SEN, SSK, SSI,	Vt + 1		0.8Vdda			V
input voltage 3	HRI, FRI, DSGAT	Vt – 1				0.2Vdda	V
Output voltage 1	CKO, MCK,	Vон1	Feed current where $I_{OH} = -10.0 \text{mA}$	Vdda - 0.8			V
Output voltage i	2MCK	Vol1	Pull-in current where IoL = 7.2mA			0.4	V
Output voltage 2	RG	Vон2	Feed current where $I_{OH} = -3.3 \text{mA}$	Vddb - 0.8			V
	NG	Vol2	Pull-in current where IoL = 2.4mA			0.4	V
Output voltage 3	H1, H2	Vонз	Feed current where $I_{OH} = -36.0 \text{mA}$	Vddc - 0.8			V
Output voltage 5	111, 112	Vol3	Pull-in current where IoL = 24.0mA			0.4	V
Output voltage 4	XCPDM, XSHP,	Vон4	Feed current where $I_{OH} = -3.3 \text{mA}$	Vdd - 0.8			V
Oulput Voltage 4	XSHD, XRS, PBLK, XCPOB	Vol4	Pull-in current where IoL = 2.4mA			0.4	V
Output voltage 5	ID, EXP, HRO,	Voh5	Feed current where $I_{OH} = -2.4 \text{mA}$	Vdda - 0.8			V
Output voltage 5	FRO	Vol5	Pull-in current where IoL = 4.8mA			0.4	V
Output voltage 6	SUB	Vон6	Feed current where $I_{OH} = -4.0 \text{mA}$	VH – 0.25			V
Output voltage o	000	Vol6	Pull-in current where IoL = 5.4mA			VL + 0.25	V
Output voltage 7	V1, V3	Vom7	Feed current where $I_{OH} = -5.0 \text{mA}$	VM – 0.25			V
	v1, v3	Vol7	Pull-in current where IoL = 10.0mA			VL + 0.25	V
		Vом101	Feed current where $I_{OH} = -7.2 \text{mA}$	VH – 0.25			V
Output voltage 8	V2A, V2B	V0M102	Pull-in current where IoL = 5.0mA			VM + 0.25	V
Sulpur voliaye o	VZA, VZD	Vol8	Feed current where $I_{OH} = -5.0 \text{mA}$	VM – 0.25			V
		Vol8	Pull-in current where IoL = 10.0mA			VL + 0.25	V

Inverter I/O Characteristics for Oscillation

(Within the recommended operating conditions)

Item	Pins	Symbol	Conditions	Min.	Тур.	Max.	Unit
Logical Vth	OSCI	LVth			Vdda/2		V
Input voltage	OSCI	Vін		0.7Vdda			V
	0301	VIL				0.3Vdda	V
	OSCO	Vон	Feed current where IoH = -6.0mA	Vdda/2			V
Output voltage		Vol	Pull-in current where IoL = 6.0mA			Vdda/2	V
Feedback resistor	OSCI, OSCO	RFB	VIN = VDDa or Vss	500k	2M	5M	Ω
Oscillator frequency	OSCI, OSCO	f		20		50	MHz

Base Oscillation Clock Input Characteristics

(Within the recommended operating conditions)

Item	Pins	Symbol	Conditions	Min.	Тур.	Max.	Unit
Logical Vth		LVth			Vdda/2		V
Input voltage		Vін		0.7Vdda			V
		VIL				0.3Vdda	V
Input amplitude		Vin	fmax 50MHz sine wave	0.3			Vp-p

*1 Input voltage is the input voltage characteristics for direct input from an external source. Input amplitude is the input amplitude characteristics for input through capacitor.

Switching Characteristics


(VH = 15.0V, VM = GND, VL = -8.5V)


Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
	TTLM	VL to VM		350	550	ns
Rise time	ТТМН	VM to VH		450	700	ns
	TTLH	VL to VH		50	80	ns
	TTML	VM to VL		250	400	ns
Fall time	TTHM	VH to VM		300	450	ns
	TTHL	VH to VL		50	80	ns
	VCLH				1.0	V
Output noise	VCLL				1.0	V
voltage	VCMH				1.0	V
	VCML				1.0	V

*1 The MOS structure of this IC has a low tolerance for static electricity, so full care should be given for measures to prevent electrostatic discharge.

*2 For noise and latch-up countermeasures, be sure to connect a bypass capacitor (0.1µF or more) between each power supply pin (VH, VL) and GND.


Switching Waveforms






Measurement Circuit

Waveform Noise



AC Characteristics


1) AC characteristics between the serial interface clocks




(Within the recommended operating conditions)

Symbol	Definition	Min.	Тур.	Max.	Unit
ts1	SSI setup time, activated by the rising edge of SSK	20			ns
th1	SSI hold time, activated by the rising edge of SSK	20			ns
ts2	SSK setup time, activated by the rising edge of SEN	20			ns
th2	SSK hold time, activated by the rising edge of SEN	20			ns
ts3	SEN setup time, activated by the rising edge of SSK	20			ns
fk	SSK frequency			7.15	MHz

2) Serial interface clock internal loading characteristics



3) Output timing characteristics using DSGAT and RST




H1 and H2 load = 270pF

EXP, XCPDM, PBLK, XSHP, XSHD, XRS and RG load = 10pF (Within the recommended operating conditions)

Symbol	Definition	Min.	Тур.	Max.	Unit
tpRST	Time until the above outputs reach the specified value after the fall of DSGAT and RST			125	ns
twRST	RST and DSGAT pulse width	10			ns

4) FRI and HRI loading characteristics




MCK load = 35pF

(Within the recommended operating conditions)

Symbol	Definition	Min.	Тур.	Max.	Unit
tsSYNC	FRI and HRI setup time, activated by the rising edge of MCK	5			ns
thSYNC	FRI and HRI hold time, activated by the rising edge of MCK	5			ns

5) Output variation characteristics of ID, WEN, EXP, FRO and HRO



EXP, ID and WEN load = 10pF

(Within the recommended operating conditions)

Symbol	Definition	Min.	Тур.	Max.	Unit
tpdEXP	Time until the WEN, ID and EXP outputs change after the fall of MCK	0.5		8.5	ns
tpdSYNCO	Time until the FRO and HRO outputs change after the fall of MCK	0.5		3.5	ns


Description of Operation

1. Progressive Scan CCD drive pulse generation

- Combining this IC with a crystal oscillator generates a fundamental frequency of 28.636MHz.
- CCD drive pulse generation is synchronized with HRI and FRI.
- The CCD drive method can be changed to various modes by inputting serial data or parallel data to the CXD2460R.
- The various drive methods possessed by the CXD2460R are shown in the Timing Charts A-1 to 3 (V rate) and B-1 to 6 (H rate).

2. Serial data input method

• All CXD2460R operations can be controlled via the serial data. The serial data format is as follows.



Serial data format

Data	Symbol	Function		When reset
D00 to D07	СНІР	Chip switching	See D00 to D07 CHIP.	All 0
D08 to D11	CTGRY	Category switching	See D08 to D11 CTGRY.	All 0
D12 to D39	DATA	Control data for each category The meaning of this CTGRY control data differs according to the category set by D08 to D11.	See D12 to D39 DATA.	All 0
D40 to D47	Checksum bits	Checksum bits	See D40 to D47 CHKSUM.	All 0


Serial data

3. Serial data and description of functions

	Detailed description											
D00 to		The serial interface data is loaded to the CXD2460R when D00 and D07 are "1". However, this assumes that D40 to D47 CHKSUM is satisfied.										
D07	D07	D06	D05	D04	D03	D03 D02 D01 D00 Function						
CHIP	1	0	0	0	0	0	0	1	Loading to the CXD2460R			
	This CTGRY data indicates the functions that the serial interface data controls.											
	D11	D10	D09	D08		Function						
D08 to	0	0	0	0	Mod	Mode control data						
D11	0	0	1	0	Elec	Electronic shutter control data						
CTGRY	0	0	1	1	High	-speed	d phas	e adju	stment data (Set all of D12 to D39 to "0".)			
	0	1	0	0	Syst	em se	tting da	ata				
	Input o	Input of values other than those listed above is prohibited.										

CTGRY: Mode control data

	Detailed description
	0: Power saving drive mode 1: High-speed drive mode
D12 FHIGH	When FHIGH = 0, the clock input to CKI is immediately frequency divided by 1/2 and loaded internally. Mode switching timing (5 clocks after the fall of HRI just before XSGA is generated) MCK M
	0: DRAFT mode 1: FINE mode
D13 FINE	In FINE mode, image data is taken by the normal Progressive Scan method. In DRAFT mode, image data is taken by pulse elimination readout. This enables a frame rate four times that during FINE mode. The mode is switched at the fall of HRI just before XSGA. Note that the FRO output is also switched accordingly. (DRAFT mode: 267H, FINE mode: 1068H)
D14 NSG	0: Normal operation 1: Readout prohibited mode
	In readout prohibited mode, a readout pulse is not added even at the timing when a readout pulse is added to V2A and V2B (VH value). (V1, V2 and V3 are not modulated.) The mode is normally switched at the fall of HRI just before the position where the readout pulse is added.



	Detailed description												
	Operation control settings												
	The operating mode control bits are loaded to the CXD2460R at the rise timing of the SEN input, and control is applied immediately.												
	D1	9 D1	8 Syn	nbol				Control m	node				
	0	0	CA	CAM Normal operation mode									
	0	1	SL	.P Sleep mode (mode for the status where CCD drive is not required)								uired)	
	1	X	ST	N S	Standby mode								
	Pin status during operation control												
	Pin No.	Symbol	CAM	SLP	STN	RST*	Pin No.	Symbol	CAM	SLP	STN	RST*	
	1	СКО	ACT	ACT	ACT	ACT	25	МСК	ACT	ACT	ACT	ACT	
	2	Vss0	_		_	—	26	Vdd1			_	—	
	3	СКІ	ACT	ACT	ACT	ACT	27	2MCK	ACT	ACT	ACT	ACT	
	4	OSCO	ACT	ACT	ACT	ACT	28	TEST2			_	—	
	5	OSCI	ACT	ACT	ACT	ACT	29	SEN	ACT	ACT	_	_	
	6	Vdd0	_		_	—	30	SSK	ACT	ACT	_	—	
	7	TEST1	_		_	—	31	SSI	ACT	ACT	_	_	
D17	8	AVD0	_		_	_	32	ID	ACT	L	L	L	
to D18	9	RG	ACT	L	L	L	33	EXP	ACT	L	L	L	
STB	10	Vss1			_	—	34	HRO	ACT	ACT	L	L	
	11	Vss2			—	—	35	FRO	ACT	ACT	L	L	
	12	H1	ACT	L	L	L	36	Vss4			—	_	
	13	H2	ACT	L	L	L	37	HRI	ACT	ACT		—	
	14	AVD1	—	—	—	—	38	FRI	ACT	ACT	—	—	
	15	XCPDM	ACT	L	L	L	39	VM				_	
	16	AVD2	_			_	40	V1	ACT	VM	VM	VM	
	17	XSHP	ACT	L	L	L	41	V3	ACT	VM	VM	VM	
	18	XSHD	ACT	L	L	L	42	V2A	ACT	VH	VH	VH	
	19	XRS	ACT	L	L	L	43	VH			—	—	
	20	Vss3			<u> </u>	—	44	V2B	ACT	VH	VH	VH	
	21	PBLK	ACT	L	L	L	45	SUB	ACT	VH	VH	VH	
	22	ХСРОВ	ACT	L	L	L	46	VL			—		
	23	ADCLK	ACT	L	L	L	47	DSGAT	ACT	ACT	L	L	
	24	RST	ACT	ACT	ACT	ACT	48	PS	ACT	ACT	ACT	ACT	
			icates ci p mode	rcuit op	eration, a	and L inc	dicates	- s "low" out ng VH and					

		Detailed description						
D20 EXPXEN	 0: The EXP pulse indicating the exposure period is generated (when PS = low). 1: The EXP pulse indicating the exposure period is not generated (when PS = low), and is constantly fixed to low. This bit is invalid when STATUS = 1. Note that the STB setting has priority. 							
D21 to D24	Invalid data							
D25 to D29	Low-speed electronic shutter setting. The value set here is the number of FR during which readout operation is not performed even if there is input. The setting range is from "0" to "31". When set to "0", readout operation is performed at the first FR. When FS = 1, this bit is invalid.							
VSHUT	MSB LSB	Function						
	D29 D28 D27 D26 D25 N	Number of FR during which readout operation is not performed						
D30 to D39	Invalid data							

CXD2460R clock system

When using a 28.636MHz crystal

	FHIGH	FINE	MCK frequency	2MCK pin output	Frame rate	
Mode1	1	1	14.3MHz	28.6MHz	7.5Frame/s	Basic
Mode2	1	0	14.3MHz	28.6MHz	30Frame/s	DRAFT
Mode3	0	0	7.2MHz	14.3MHz	15Frame/s	Power-save

Note) Combinations of FHIGH and FINE other than those listed above are prohibited.

CTGRY: Electronic shutter control data

	Detailed description										
D12 to	High-speed electronic shutter setting. The value set here is the number of SUB pulses from FR to the next FR.										
D22	MSB LSB Function										
HSHUT	D22 D21 D20 D19 D18 D17 D16 D15 D14 D13 D12 Number of SUB pulses setting										
D23 to D39	Input "0".										

High-speed and low-speed electronic shutter can be used together. Therefore, the exposure time is as follows:

FR cycle × VSHUT + (fv – HSHUT) × HR cycle + 634/MCK frequency [Hz] = Exposure time [s] (fv: Number of HR in 1FR)

CTGRY: System setting data

	Detailed description									
D12 SGXEN	 0: Internal SSG (Sync Signal Generator) functions operate to generate FRO and HRO. 1: Internal SSG functions are stopped, and the FRO and HRO pulses are fixed to low. Note that the STB setting has priority. Set SGXEN to "1" in the case of input of a CXD2460R sync signal from the outside. 									
D13 EXSG	0: Normal operation 1: XSGA and XSGB are output from the HRO and FRO pins. Note that the output pulse amplitude is Vss to Vpda.									
	These bits select the pulse output from the ID pin.									
	D15									
D14	0 1									
to	0 ID pulse output WEN pulse output									
D15 IDSEL	D14 1 XSUB pulse output ID pulse output									
IDOLL	XSUB: Inverted SUB pulse output at the amplitude of Vss to Voda									
D16 VTXEN	 0: VT (readout clock) is added to V2A, V2B and V3 as normal. 1: VT is not added to V2A, V2B and V3. During readout, only the modulation necessary for readout is performed. Note that this setting has priority over mode control data NSG (D14). 									
D17 CHKSUM	 0: Checksum is not performed and the checksum data is invalid. (However, dummy data must be set in the CHKSUM register.) 1: Checksum is performed. This data is reflected even if the checksum results are NG. 	e								
D18 STATUS	0: The EXP pulse is output from the EXP pin.1: High is indicated if the checksum results from the EXP pin are OK, and low if the results are NG.This pulse is output at the rise of SEN, and reset high again at the fall of SEN. This pulse has priority over mode control data EXP.									
D19 to D22	Input "0".									
	These bits set the high-speed sweep period (unit: H) in FS mode.									
D23	MSB LSB									
to	D29 D28 D27 D26 D25 D24 D23									
D29 FVFS	The high-speed sweep is perfomed for 8 lines for every 1H when FINE = 1, and 20 lines for ever 1H when FINE = 0.	ry								

	Detailed description
D30 XVCK	0: Normal operation 1: V1, V2 and V3 are inverted and output as XV1, XV2 and XV3. The amplitude is from VL to VM.
D31 to D39	Invalid data

CHKSUM

	Detailed description									
	These are the checksum bits.									
D40 to D47	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									

4. Shutter speed setting specifications when PS = H

When PS = H, the CXD2460R can be controlled without inputting serial data by using the SEN, SSK and SSI pins.

Pin			Wh	en L		When H		
SEN	FHIGH (horizontal drive frequency)	Serial regi	ster FHIG	6H = 0.		Serial register FHIGH = 1.		
SSK	FINE (readout method)	Serial register FINE = 0 CXD2460R operates ir			r FINE = 0 and the Serial register FINE perates in DRAFT mode.			
SSI	HSHUT, VSHUT (exposure time)		SEN	f SUB L H		SS per numb	SK H 1052 1002 1034 935 Per: When SSI = H (1/250 Per: When SSI = L (1/60)))

Other registers hold the value input when PS = L, and assume the status indicated by STB when the RST pulse is input.

5. Reflection position of each data

Each serial data is reflected at the timing shown in the table below. The reflection position is the same when PS = H. When using the low-speed electronic shutter, the data is not reflected at FR where XSG is not generated (a readout pulse is not added to V2A).

Data	Reflection position
Mode control data (STB)	SEN rise
Mode control data (EXPXEN)	XSGA pulse rise
Mode control data (other than STB and EXPXEN)	HRI*1 fall just before XSGA pulse generation
Electronic shutter control data	HRI*2 fall just after XSGA pulse generation
High-speed phase adjustment data	HRI*1 fall just before XSGA pulse generation
System setting data (SGXEN)	SEN rise
System setting data (other than SGXEN)	HRI*2 fall just before XSGA pulse generation

Table 5-1. Serial data reflection timing

*1 For FS mode, 7HRI later from FRI fall.

*2 For FS mode, 8HRI later from FRI fall.

6. RST pulse

Setting Pin 30 to low resets the system. The serial data values after reset are as shown in the "Serial data" table.

Also, some internal circuits stop operating when RST = L. For a description of the pin status when RST = L, see the "Pin status during operation control" table given in the detailed description of STB under "3. Serial data and description of functions".

7. DSGAT


DSGAT is ON when low and the CXD2460R is set to sleep mode as with SLP of STB.

Note that control is applied when either or both of DSGAT and SLP are ON. Also, when STN is ON, the CXD2460R is set to standby mode regardless of the DSGAT status.


8. EXP pulse

The EXP pulse indicates the exposure period. The details are shown on the following pages.


(1) HSHUT \geq MAX




(2) HSHUT \geq MAX (with low-speed electronic shutter)



(3) $1 \le \text{HSHUT} < \text{MAX}$




Numbers in parentheses are for FS mode.




(4) $1 \leq \text{HSHUT} < \text{MAX}$ (with low-speed electronic shutter)


(5) HSHUT = 0




(6) HSHUT = 0 (with low-speed electronic shutter)




Numbers in parentheses are for FS mode.








al synchronization)		
Chart A-3. FS Mode (Vertical synchronizatio		



The mode is switched at the point where XSG is normally generated.











Chart B-4. Readout Timing (DRAFT mode)





.

SONY

- 31 -






Chart B-6. FS Mode: V clock continuous drive (FINE = 0)

- 32 -

Logical Phase



Application Circuit




For making FR and HR outside the CXD2460R, configure a circuit that counts MCK. (Using 2MCK, CKO, etc. is not recommended.) Also, set system setting data, SGXEN (D12) to "1" and stop a built-in SSG. Use crystal oscillator (fundamental wave) as base oscillation. Be sure to input duty 50% pulse when crystal oscillator is used.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.


Notes on Turning Power ON


To avoid setting VSUB pin of the CCD image sensor negative potential, the former two power supplies should be raised by the following order among three power supplies, VL and VH.



Package Outline Unit: mm


48PIN LQFP (PLASTIC)





DETAIL A

SONY CODE	LQFP-48P-L01
EIAJ CODE	LQFP048-P-0707
JEDEC CODE	



NOTE: Dimension "*" does not include mold protrusion.

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.2g