## Features

- Two-Channel D/A Converter and Oversampling Digital Filter Into a Single Chip
- Distortion $\qquad$ 0.012\% or Less
- S/N Ratio $\qquad$ .96dB or More
- Master Clock $384 F_{S}$ or $256 F_{S}$


## Applications

- CD Player and CD-ROM Player, etc.


## Functions

- Data Can Be Input at Rate of $1 \times$ F $_{\text {S }}$ with a Built-In Digital

Filter

- The 24-/32-Slot Serial Data Interface Enables Independent Selection of Data Frontward TruncaIndependent Selection of Data Frontward Trun
tion/Rearward Truncation and MSB First/LSB First
- Two Channels Can Be Attenuated Independently in 255 Steps
- The Output From Two Channels (L/R/L + R/Mute) Can Be Selected Independently
- Digital Emphasis -


## Description

The HI2559, CXD2559 is a 1-bit stereo D/A converter featuring a $2 n d$-order $\Delta \sum$ system noise shaper. This good cost performance LSI has functions such as digital attenuator and digital de-emphasis and others.

## Ordering Information

| PART <br> NUMBER | TEMP. <br> RANGE $\left({ }^{\circ} \mathbf{C}\right)$ | PACKAGE | PKG. NO. |
| :--- | :---: | :---: | :---: |
| HI2559JCQ | -20 to 75 | 32 Ld MPQF | Q32.7x7-S |
| CXD2559Q | -20 to 75 | 32 Ld MPQF | Q32.7x7-S |

## Pinout

HI2559, CXD2559
(MQFP)
TOP VIEW


## Block Diagram



## Pin Descriptions

| PIN NO. | SYMBOL | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{AV}_{\text {DDO }}$ | - | Analog power supply for Channel 2 output. |
| 2 | AOUT2(-) | 0 | Analog reversed phase output for Channel 2. |
| 3 | $\mathrm{ADV}_{\text {SSO }}$ | - | Analog GND for Channel 2 output. |
| 4 | DV ${ }_{\text {DD0 }}$ | - | Digital power supply. |
| 5 | TEST | 1 | IC measurement. Fixed to Low. |
| 6 | CLR | 1 | System clear input. Cleared when low. Equipped with a pull-up resistor. |
| 7 | MASL | I | Selects whether 16-bit serial data is placed in the first 16-bit or the second 16-bit slot of the serial IN 32-bit slots. Frontward truncation when High; rearward truncation when low. Equipped with a pulldown resistor. |
| 8 | DV ${ }_{\text {SSO }}$ | - | Digital GND. |
| 9 | LRCK | I | Serial IN sampling frequency clock. Transfers Channel-1 data when High; Channel-2 data when low. |
| 10 | BCK | 1 | Serial bit transfer clock $48 \mathrm{~F}_{\mathrm{S}}$ or $64 \mathrm{~F}_{\mathrm{S}}$ in serial IN. The serial input data is retrieved at the rising edge. |
| 11 | SIN | I | Two channels per sampling serial data input. Data format is represented by 2's complements, and consists of 24-bit or 32 -bit slots. |
| 12 | MLSL | I | Selects whether 16-bit serial data SIN (Pin 15) of serial IN at LSB first or MSB first. MSBfirst when High; LSB-first when Low. Equipped with a pull-up resistor. |

Pin Descriptions (Continued)

| PIN NO. | SYMBOL | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 13 | ATT | I | Data input of the microcomputer interface. Attenuation data, output selection setting value, and de-emphasis on/off data re-input in serial mode. |
| 14 | SHIFT | I | Shift clock input of the microcomputer interface. |
| 15 | LATCH | I | Latch input of the microcomputer interface. Latched at the rising edge. |
| 16 | WO | I | Synchronization window control. Window open when Low (forced synchronization). |
| 17 | DV ${ }_{\text {DD1 }}$ | - | Digital power supply. |
| 18 | DASL1 | I | IC measurement. Fixed to Low. |
| 19 | DASL0 | I | IC measurement. Fixed High. |
| 20 | XCLK | O | Inversion output of the clock input from XTLI (Pin 1). |
| 21 | DVSS1 | - | Digital GND. |
| 22 | $\mathrm{AV}_{\text {SS1 }}$ | - | Analog GND for Channel 1 output. |
| 23 | AOUT1 (-) | 0 | Analog reversed phase output for Channel 1. |
| 24 | $\mathrm{AV}_{\text {DD1 }}$ | I | Analog power supply for Channel 1 output. |
| 25 | AOUT1 (+) | O | Analog positive phase output for Channel 1. |
| 26 | $\mathrm{AV}_{\text {SS2 }}$ | - | Analog GND for Channel 1 output. |
| 27 | $X V_{\text {DD }}$ | - | Digital power supply for the master clock. |
| 28 | XTLO | 0 | Crystal oscillator output. Connects the master clock 256 F $_{S}$ or 384 F $_{S}$ crystal oscillator, which is identified automatically. |
| 29 | XTLI | I | Crystal oscillator input. Connects the master clock 256 FS or 384 FS crystal oscillator, which is identified automatically. External clock pulse is input at this pin. |
| 30 | $X V_{\text {SS }}$ | - | Digital GND for master clock |
| 31 | $\mathrm{AV}_{\text {SS3 }}$ | - | Analog GND for Channel 2 output. |
| 32 | AOUT2 (+) | O | Analog positive phase output for Channel 2. |


| um | V |
| :---: | :---: |
| Supply Voltage (VD | S -0.5 V to 7.0 V |
| Input Voltage ( $\mathrm{V}_{1}$ ). | $\mathrm{V}_{\text {SS }}-0.5 \mathrm{~V}$ to $\mathrm{V}_{\text {DD }}+0.5 \mathrm{~V}$ |
| Output Voltage ( $\mathrm{V}_{0}$ ) | $\mathrm{V}_{\text {SS }}-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Operating Temperature (TOPR) | $-20^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |
| Storage Temperature ( $\mathrm{T}_{\text {S }}$ | $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

Operating Conditions
Supply Voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . 4.5V to 5.5 V

Sampling Frequency ( $\mathrm{F}_{\mathrm{S}}$ ) . . . . . . . . . . . . . . . . . . . . . . 7 kHz to 50 kHz
Input/Output Capacitance
Input Pin ( $\mathrm{C}_{\text {IN }}$ ).
9 pF (Max.)
Output Pin (COUT) . . . . . . . . . . . . . . . . . . . . . . . . . . . 11pF (Max.)
Measurement conditions: $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$

## Electrical Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS | APPLICABLE PIN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC Electrical Specifications |  |  |  |  |  |  |  |
| Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V | Note 1 |
|  | $\mathrm{V}_{\mathrm{IL}}$ |  | - | - | 0.3 V DD |  |  |
|  | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.2 | - | - | V | Note 2 |
|  | $\mathrm{V}_{\mathrm{IL}}$ |  |  |  |  |  |  |
| Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.8$ | - | 0.4 | V | Note 3 |
|  | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ | - | - | 0.4 |  |  |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}} / 2$ | - | - | V | Note 4 |
|  | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ | - | - | $\mathrm{V}_{\mathrm{DD}} / 2$ |  |  |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.8$ | - | - | V | Note 5 |
|  | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ | 0 | - | - |  |  |
| Input Leakage Current 1 | ILL1 | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\mathrm{DD}}$ | -10 | - | 10 | $\mu \mathrm{A}$ | Note 6 |
| Input Leakage Current 2 | IIL2 | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\text {DD }}$ | -40 | - | 40 | $\mu \mathrm{A}$ | Note 7 |
| Input Leakage Current 3 | IIL | $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\text {SS }}$ | -40 | -100 | -240 | $\mu \mathrm{A}$ | Note 8 |
| Input Leakage Current 4 | $\mathrm{I}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ | 40 | 100 | 240 | $\mu \mathrm{A}$ | Note 9 |
| Feedback Resistance | $\mathrm{R}_{\mathrm{FB}}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\mathrm{DD}}$ | 250k | 1M | 2.5 M | $\Omega$ | Note 12 |

NOTES:

1. Input pins except for ${ }^{*} 2 t$
2. ATT, SHIFT, LATCH
3. XCLK
4. XLO
5. AOUT1 (+), AOUT1 (-), AOUT2 (+), AOUT2 (-)
6. ATT, SHIFT, LATCH, LRCK, BCK, SINt
7. WO
8. CLR, MLSLt
9. MASL
10. XTLI

AC Electrical Specifications $\quad V_{D D}=5.0 \pm 10 \%$, TOPR $=-20^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$


HI2559, CXD2559

| AC Electrical Specifications |  | $\mathrm{V}_{\text {DD }}=5.0 \pm 10 \%, \mathrm{TOPR}=-20^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER |  | SYMBOL |  |  |  |  |  |  |
| External Clock Pulse Input Low Level Width | 256 Fs | ${ }^{\text {t CWL }}$ |  | 38 | - | 250 | ns |  |
|  | $384 \mathrm{~F}_{\mathrm{S}}$ |  |  | 25 | - | 250 | ns |  |
| External Clock Pulse Input Pulse Cycle (Note 2) | 256 FS | ${ }_{\text {t }}$ |  | 76 | - | 500 | ns |  |
|  | 384 FS |  |  | 50 | - | 500 | ns |  |
| Input BCK Frequency |  | ${ }_{\text {f }}$ |  | - | - | 3.1 | MHz |  |
| Input BCK Pulse Width |  | ${ }^{\text {twIB }}$ |  | 100 | - | - | ns |  |
| Input Data Setup Time |  | tIDS |  | 10 | - | - | ns |  |
| Input Data Hold Time |  | tide |  | 15 | - | - | ns |  |
| Input LRCK Setup Time |  | tILRS |  | 10 | - | - | ns |  |
| Input LRCK Hold Time |  | tILRH |  | 15 | - | - | ns |  |
| Program Input Basic Time |  | tPR |  | 100 | - | - | ns |  |
| Latch Input Pulse Width |  | ${ }_{\text {t WLT }}$ |  | 200 | - | - | ns |  |
| ATT Setup Time |  | ${ }_{\text {t }}$ SET |  | 5 | - | - | ns |  |
| ATT Hold Time |  | $\mathrm{t}_{\text {HOLD }}$ |  | 100 | - | - | ns |  |
| ATT Interval |  | $\mathrm{t}_{\text {INT }}$ |  | 300 | - | - | ns |  |

NOTE:
11. Always input an external clock after turning the power on.


NOTES:
12. A-weighting filter used.
13. $-60 \mathrm{~dB}, 1 \mathrm{kHz}$ input.

The analog characteristics are measured with the following circuit:

## Test Circuits



FIGURE 1. ANALOG CHARACTERISTICS


FIGURE 2.

## Timing Diagrams



FIGURE 3. TIMING CHART


## Timing Diagrams (Continued)



LATCH


FIGURE 5.

## Description of Functions

## A. Crystal Oscillator Frequency Selection

[Related pins] XTLI, XTLO, XCLK, BCK, SIN
Although the $384 \mathrm{~F}_{\mathrm{S}}$ or $256 \mathrm{~V}_{\mathrm{S}}$ crystal oscillator can be connected to XTLI and XTLO, the selection is determined depending on whether the input serial data is 24-bit or 32-bit slot. The frequency of the crystal oscillator is output from XCLK as it is.

| SERIAL DATA INPUT <br> BIT RATE | CRYSTAL OSCILLATOR <br> FREQUENCY | XCLK <br> OUTPUT |
| :--- | :---: | :---: |
| 24 -Bit Slot (48FS) | $384 F_{S}$ | $384 F_{S}$ |
| $32-$ Bit Slot $\left(64 F_{S}\right)$ | $256 F_{S}$ | $256 F_{S}$ |



FIGURE 6. CONNECTION EXAMPLE FOR THE CD DSP

## B. Serial Data Interface

[Related pins] LRCK, BCK, SIN, MASL, MLSL
The serial data format consists of two channels per sampling serial data represented by 2 's complement. In each channel, the data is processed as a 24-bit slot when the crystal oscillator frequency is $384 \mathrm{~F}_{\mathrm{S}}$, and as a 32-bit slot when the crystal oscillator frequency is $256 \mathrm{~F}_{\mathrm{S}} .16$ of these bits are used as data.

MSL is used to select whether the serial data is arranged at LSB first or MSB first. Also, MASL is used to select whether the 16 -bits of valid data is placed in the first or the second half of the 32-bit slot.

| MSL |  |  |
| :---: | :---: | :---: |
| H |  | MSB First |
| L |  | LSB First |
| MASL | 24-BIT SLOT | 32-BIT SLOT |
| H | Rearward Truncation | Frontward Truncation |
| L |  | Rearward Truncation |

## C. Control Mode

[Related pins] ATT, SHIFT, LATCH
The serial ports of ATT, SHIFT and LATCH are used to control functions such as the digital attenuator, output selection and digital de-emphasis.

Data consists of 24-bits (3 bytes), which have the following meanings:

| CONTROL BIT | CONTROL | WHEN SYSTEM IS CLEARED |
| :---: | :---: | :---: |
| L7 TO L0 | The L channel attenuation data. | FF (H) |
| R7 to R0 | The R channel attenuation data. | FF (H) |
| P3 to P0 | Output selection. | $9(\mathrm{H})$ Stereo |
| E | De-emphasis (High = on, Low = off) <br> However, the time constant of the emphasis is $\gamma 1=50 \mu \mathrm{~s}$ and $\gamma 2=15 \mu \mathrm{~s}$ when $F_{S}=44.1 \mathrm{kHz}$. The de-emphasis function cannot be used when $F_{S}$ is not 44.1 kHz . | OFF |
| A | Attenuate (Low = independent, High = common). However, the L channel attenuation value is used when the $L$ and $R$ channels are commonly attenuated. | Independent |
| X | Don't care. |  |

NOTE: When the data is more than three bytes are transferred to the ATT pin, only the three bytes transferred finally are effective.

## D. Digital Attenuator

## [Related pins] ATT, SHIFT, LATCH

The output data can be attenuated independently in the $L$ and $R$ channels, using the transfer data from the external microcomputer.

The ATT data of the $L$ and $R$ channels consist of eight bits each, and the $L$ and $R$ channels can be attenuated commonly using the ATT control bit. (The L channel attenuation value is used when the $L$ and $R$ channels are commonly attenuated).
(1) Command and Audio Output

The attenuation data of the $L$ and $R$ channels consist of eight bits, it can be set 255 ways. The following table shows the relationship between the commands and the outputs.

| ATTENUATION DATA |  |
| :---: | :---: |
| L7 TO L0/R7 TO R0 | AUDIO OUTPUT |
| FF (H) | OdB |
| FE (H) | -0.034 dB |
| $\downarrow$ | $\downarrow$ |
| $01(\mathrm{H})$ | -48.131 dB |
| $00(\mathrm{H})$ | $-\infty$ |

The attenuation values for $01(\mathrm{H})$ to $\mathrm{FE}(\mathrm{H})$ can be obtained with the following equation:

ATT = 20log [Input data/255] dB
Ex. for attenuating data FA (H)
ATT $=20 \log [250 / 255] \mathrm{db}=0.172 \mathrm{~dB}$

## E. Digital Attenuator

Suppose that there are attenuation data ATT1, ATT2 and ATT3, and their relationship is ATT1>ATT3>ATT2. When ATT2 is transferred before the level reaches the value of ATT1 (point A in the figure), the level keeps approaching to the value of ATT2. Next, when ATT3 is transferred before the level reaches the value of ATT2 (point B or C in the figure), the level starts approaching to the value of ATT3 from its level at that time (point B or C in the figure). The transition ( 0 dB to $\rightarrow-\infty$ ) between the attenuation data is $1024 / \mathrm{F}_{\mathrm{S}}$
( $F_{S}=44 \mathrm{kHz}$ for $C D$ ).


FIGURE 7. METHOD OF OBTAINING AN ATTENUATION VALUE

## F. Output Selection

[Related pins] ATT, SHIFT, LATCH
The $L$ and $R$ channel outputs can be set in four combinations [L/RL + R/Mute] (16 ways in total) using the transfer data from the external microcomputer. The following table shows the relationship between the commands and the outputs.

HI2559, CXD2559

| P0 | P1 | P2 | P3 | L CHANNEL OUTPUT | R CHANNEL OUTPUT | REMARKS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Mute | Mute | Mute |
| 0 | 0 | 0 | 1 | Mute | R |  |
| 0 | 0 | 1 | 0 | Mute | L |  |
| 0 | 0 | 1 | 1 | Mute | $L+R$ |  |
| 0 | 1 | 0 | 0 | R | Mute |  |
| 0 | 1 | 0 | 1 | R | R |  |
| 0 | 1 | 1 | 0 | R | L | Reverse |
| 0 | 1 | 1 | 1 | R | $L+R$ |  |
| 1 | 0 | 0 | 0 | L | Mute |  |
| 1 | 0 | 0 | 1 | L | R | Stereo |
| 1 | 0 | 1 | 0 | L | L |  |
| 1 | - | 1 | 1 | L | $L+R$ |  |
| 1 | 1 | 0 | 0 | $L+R$ | Mute |  |
| 1 | 1 | 0 | 1 | $L+R$ | R |  |
| 1 | 1 | 1 | 0 | $L+R$ | L |  |
| 1 | 1 | 1 | 1 | $L+R$ | $L+R$ | Mono |

NOTE: For $L+R$, the output data is $(L+R) / 2$ to avoid overflow.

## G. I/O Sync Circuit

[Related pins] LRCK and WO
(1) Operation (When the WO Pin is " H ")

The synchronization circuit has the window of eight clocks of the master clock and it monitors whether the rising edge of LRCK is in the window.
If the rising edge of LRCK is out of the window, resynchronization is automatically performed.
(2) Forced Synchronization by WO Pin

Even if the rising edge of LRCK is within the window, it may not synchronize owing to the mixing of the external noises, etc. when the rising edge of LRCK is positioned near at both edges of the window.

When the power is turned on, it is necessary to set the rising edge of LRCK in the center of the window by performing the forced synchronization.
After the system is cleared, the forced synchronization is performed by setting WO pin to Low at $2 / F_{S}$ or more. The forced synchronization is performed at the second rising edge of LRCK after the WO pin is turned to "Low."
NOTE: WO pin must be " H " except the forced synchronization.

## H. System Clear When the Power is Turned ON.

[Related Pins] CLR
When the power is turned ON and the master clock more than 4 clocks is input to the XTLI pin, set the CLR pin from "L" to "H."

## Application Circuit



