## Features

- $10-\mathrm{MHz}$ to $100-/ 133-\mathrm{MHz}$ operating range, compatible with CPU and PCI bus frequencies
- Zero input-output propagation delay
- Multiple low-skew outputs
—Output-output skew less than 250 ps
—Device-device skew less than 700 ps
- One input drives five outputs (CY2305)
-One input drives nine outputs, grouped as $4+4+1$ (CY2309)
- Less than 200 ps cycle-cycle jitter, compatible with Pentium ${ }^{\circledR}$-based systems
- Test Mode to bypass phase-locked loop (PLL) (CY2309 only [see "Select Input Decoding" on page 2])
- Available in space-saving $16-$ pin $150-\mathrm{mil}$ SOIC or 4.4-mm TSSOP packages (CY2309), and 8-pin, $150-\mathrm{mil}$ SOIC package (CY2305)
- 3.3V operation
- Industrial temperature available


## Functional Description

The CY2309 is a low-cost 3.3 V zero delay buffer designed to distribute high-speed clocks and is available in a 16-pin SOIC or TSSOP package. The CY2305 is an 8 -pin version of the CY2309. It accepts one reference input, and drives out five low-skew clocks. The -1H versions of each device operate at
up to 100-/133-MHz frequencies, and have higher drive than the -1 devices. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad.
The CY2309 has two banks of four outputs each, which can be controlled by the Select inputs as shown in the "Select Input Decoding" table on page 2. If all output clocks are not required, BankB can be three-stated. The select inputs also allow the input clock to be directly applied to the outputs for chip and system testing purposes.
The CY2305 and CY2309 PLLs enter a power-down mode when there are no rising edges on the REF input. In this state the outputs are three-stated and the PLL is turned off, resulting in less than $12.0 \mu \mathrm{~A}$ of current draw for commercial temperature devices and $25.0 \mu \mathrm{~A}$ for industrial temperature parts. The CY2309 PLL shuts down in one additional case as shown in the table below.

Multiple CY2305 and CY2309 devices can accept the same input clock and distribute it. In this case, the skew between the outputs of two devices is guaranteed to be less than 700 ps .
All outputs have less than 200 ps of cycle-cycle jitter. The input to output propagation delay on both devices is guaranteed to be less than 350 ps , and the output to output skew is guaranteed to be less than 250 ps.
The CY2305/CY2309 is available in two/three different configurations, as shown in the ordering information (page 10). The CY2305-1/CY2309-1 is the base part. The CY2305-1H/ CY2309-1H is the high-drive version of the -1 , and its rise and fall times are much faster than the -1 s .


Pin Description for CY2309

| Pin | Signal |  |
| :---: | :--- | :--- |
| 1 | REF $^{[1]}$ | Input reference frequency, 5V-tolerant input |
| 2 | CLKA1 $^{[2]}$ | Buffered clock output, Bank A |
| 3 | CLKA2 $^{[2]}$ | Buffered clock output, Bank A |
| 4 | V $_{\text {DD }}$ | 3.3 V supply |
| 5 | GND | Ground |
| 6 | CLKB1 $^{[2]}$ | Buffered clock output, Bank B |
| 7 | CLKB2 $^{[2]}$ | Buffered clock output, Bank B |
| 8 | S2 $^{[3]}$ | Select input, bit 2 |
| 9 | S1 $^{[3]}$ | Select input, bit 1 |
| 10 | CLKB3 $^{[2]}$ | Buffered clock output, Bank B |
| 11 | CLKB4 $^{[2]}$ | Buffered clock output, Bank B |
| 12 | GND $^{13}$ | V $_{\text {DD }}$ |
| CLKA3 |  |  |
| $[2]$ | Ground |  |
| 14 | CLKA4 ${ }^{[2]}$ | 3.3V supply |
| 15 | CLKOUT $^{[2]}$ | Buffered clock output, Bank A |
| 16 | Buffered clock output, Bank A |  |

Pin Description for CY2305

| Pin | Signal | Description |
| :---: | :--- | :--- |
| 1 | REF $^{[1]}$ | Input reference frequency, 5V-tolerant input |
| 2 | CLK2 $^{[2]}$ | Buffered clock output |
| 3 | CLK1 $^{[2]}$ | Buffered clock output |
| 4 | GND $^{\text {Cl] }}$ | Ground |
| 5 | CLK3 $^{[2]}$ | Buffered clock output |
| 6 | V $_{\text {DD }}$ | $3.3 V$ supply |
| 7 | CLK4 $^{[2]}$ | Buffered clock output |
| 8 | CLKOUT $^{[2]}$ | Buffered clock output, internal feedback on this pin |

## Select Input Decoding for CY2309

| S2 | S1 | CLOCK A1-A4 | CLOCK B1-B4 | CLKOUT $^{[4]}$ | Output Source | PLL Shutdown |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Three-state | Three-state | Driven | PLL | N |
| 0 | 1 | Driven | Three-state | Driven | PLL | N |
| 1 | 0 | Driven | Driven | Driven | Reference | Y |
| 1 | 1 | Driven | Driven | Driven | PLL | N |

## Notes:

1. Weak pull-down.
2. Weak pull-down on all outputs.
3. Weak pull-ups on these inputs.
4. This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and output.

## REF. Input to CLKA/CLKB Delay vs. Loading Difference between CLKOUT and CLKA/CLKB Pins



## Zero Delay and Skew Control

All outputs should be uniformly loaded to achieve Zero Delay between the input and output. Since the CLKOUT pin is the internal feedback to the PLL, its relative loading can adjust the input-output delay. This is shown in the above graph.
For applications requiring zero input-output delay, all outputs, including CLKOUT, must be equally loaded. Even if CLKOUT is not used, it must have a capacitive load, equal to that on
other outputs, for obtaining zero input-output delay. If input to output delay adjustments are required, use the above graph to calculate loading differences between the CLKOUT pin and other outputs.
For zero output-output skew, be sure to load all outputs equally. For further information refer to the application note entitled "CY2305 and CY2309 as PCI and SDRAM Buffers."

CY2305 CY2309

## Maximum Ratings

Supply Voltage to Ground Potential ............... -0.5 V to +7.0 V
DC Input Voltage (Except REF) $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
DC Input Voltage REF

Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature
$150^{\circ} \mathrm{C}$
Static Discharge Voltage
(per MIL-STD-883, Method 3015) $\qquad$ $>2,000 \mathrm{~V}$
Operating Conditions for CY2305SC-XX and CY2309SC-XX Commercial Temperature Devices

| Parameter | Description | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | 3.0 | 3.6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature (Ambient Temperature) | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance, below 100 MHz |  | 30 | pF |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance, from 100 MHz to 133 MHz |  | 10 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 7 | pF |
| $\mathrm{t}_{\mathrm{PU}}$ | Power-up time for all VDD's to reach minimum specified voltage <br> (power ramps must be monotonic) | 0.05 | 50 | ms |

Electrical Characteristics for CY2305SC-XX and CY2309SC-XX Commercial Temperature Devices

| Parameter | Description | Test Conditions | Min. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage ${ }^{[5]}$ |  |  | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Voltage ${ }^{[5]}$ |  | 2.0 |  | V |
| $\mathrm{I}_{\mathrm{IL}}$ | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 50.0 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |  | 100.0 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output LOW Voltage ${ }^{[6]}$ | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}(-1)$ <br> $\mathrm{I}_{\mathrm{OH}}=12 \mathrm{~mA}(-1 \mathrm{H})$ | 0.4 | V |  |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output HIGH Voltage ${ }^{[6]}$ | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}(-1)$ <br> $\mathrm{I}_{\mathrm{OL}}=-12 \mathrm{~mA}(-1 \mathrm{H})$ | 2.4 |  | V |
| $\mathrm{I}_{\mathrm{DD}}($ PD mode $)$ | Power Down Supply Current | $\mathrm{REF}=0 \mathrm{MHz}$ |  |  |  |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply Current | Unloaded outputs at 66.67 MHz, <br> SEL inputs at $\mathrm{V}_{\mathrm{DD}}$ |  | 32.0 | mA |

Switching Characteristics for CY2305SC-1and CY2309SC-1 Commercial Temperature Devices ${ }^{[7]}$

| Parameter | Name | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t1 | Output Frequency | 30-pF load 10-pF load | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  | $\begin{gathered} 100 \\ 133.33 \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
|  | Duty Cycle ${ }^{[6]}=\mathrm{t}_{2} \div \mathrm{t}_{1}$ | Measured at 1.4V, $\mathrm{F}_{\text {out }}=66.67 \mathrm{MHz}$ | 40.0 | 50.0 | 60.0 | \% |
| t3 | Rise Time ${ }^{[6]}$ | Measured between 0.8 V and 2.0 V |  |  | 2.50 | ns |
| $\mathrm{t}_{4}$ | Fall Time ${ }^{[6]}$ | Measured between 0.8 V and 2.0 V |  |  | 2.50 | ns |
| $\mathrm{t}_{5}$ | Output to Output Skew ${ }^{[6]}$ | All outputs equally loaded |  |  | 250 | ps |
| $\mathrm{t}_{6} \mathrm{~A}$ | Delay, REF Rising Edge to CLKOUT Rising Edge ${ }^{[6]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ |  | 0 | $\pm 350$ | ps |
| $\mathrm{t}_{6 \mathrm{~B}}$ | Delay, REF Rising Edge to CLKOUT Rising Edge ${ }^{[6]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$. Measured in PLL Bypass Mode, CY2309 device only. | 1 | 5 | 8.7 | ns |
| ${ }^{\text {t }}$ | Device to Device Skew ${ }^{[6]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ on the CLKOUT pins of devices |  | 0 | 700 | ps |
| $\mathrm{t}_{J}$ | Cycle to Cycle Jitter ${ }^{[6]}$ | Measured at 66.67 MHz , loaded outputs |  |  | 200 | ps |
| t LOCK | PLL Lock Time ${ }^{[6]}$ | Stable power supply, valid clock presented on REF pin |  |  | 1.0 | ms |

## Notes:

5. REF input has a threshold voltage of $\mathrm{V}_{\mathrm{DD}} / 2$.
6. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.
7. All parameters specified with loaded outputs.

## Switching Characteristics for CY2305SC-1H and CY2309SC-1H Commercial Temperature Devices ${ }^{[7]}$

| Parameter | Name | Description | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| t 1 | Output Frequency | $\begin{array}{l}30-\mathrm{pF} \text { load } \\ 10-\mathrm{pF} \text { load }\end{array}$ | 10 |  |  |  |
| 10 |  |  |  |  |  |  |$)$

Operating Conditions for CY2305SI-XX and CY2309SI-XX Industrial Temperature Devices

| Parameter | Description | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | 3.0 | 3.6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature (Ambient Temperature) | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance, below 100 MHz |  | 30 | pF |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance, from 100 MHz to 133 MHz |  | 10 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  | 7 | pF |

Electrical Characteristics for CY2305SI-XX and CY2309SI-XX Industrial Temperature Devices

| Parameter | Description | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[5]}$ |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage ${ }^{[5]}$ |  | 2.0 |  | V |
| $\mathrm{I}_{\text {L }}$ | Input LOW Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 50.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |  | 100.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage ${ }^{[6]}$ | $\begin{aligned} & \mathrm{IOL}=8 \mathrm{~mA}(-1) \\ & \mathrm{I}_{\mathrm{OH}}=12 \mathrm{~mA}(-1 \mathrm{H}) \end{aligned}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage ${ }^{[6]}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}(-1) \\ & \mathrm{I}_{\mathrm{OL}}=-12 \mathrm{~mA}(-1 \mathrm{H}) \end{aligned}$ | 2.4 |  | V |
| IDD (PD mode) | Power Down Supply Current | REF $=0 \mathrm{MHz}$ |  | 25.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply Current | Unloaded outputs at 66.67 MHz , SEL inputs at $V_{D D}$ |  | 35.0 | mA |

## Switching Characteristics for CY2305SI-1and CY2309SI-1 Industrial Temperature Devices ${ }^{[7]}$

| Parameter | Name | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| t 1 | Output Frequency | $30-\mathrm{pF}$ load <br> $10-\mathrm{pF}$ load | 10 |  | 100 <br> 133.33 | MHz |
| MHz |  |  |  |  |  |  |
|  |  | Muty Cycle ${ }^{[6]}=\mathrm{t}_{2} \div \mathrm{t}_{1}$ | Measured at $1.4 \mathrm{~V}, \mathrm{~F}_{\text {out }}=66.67 \mathrm{MHz}$ | 40.0 | 50.0 | 60.0 |
| $\%$ |  |  |  |  |  |  |
| t 3 | Rise Time ${ }^{[6]}$ | Measured between 0.8 V and 2.0 V |  |  | 2.50 | ns |
| $\mathrm{t}_{4}$ | Fall Time $^{[6]}$ | Measured between 0.8 V and 2.0 V |  |  | 2.50 | ns |

## Switching Characteristics for CY2305SI-1and CY2309SI-1 Industrial Temperature Devices ${ }^{[7]}$

| Parameter | Name | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{5}$ | Output to Output Skew ${ }^{[6]}$ | All outputs equally loaded |  |  | 250 | ps |
| $\mathrm{t}_{6 \mathrm{~A}}$ | Delay, REF Rising Edge to <br> CLKOUT Rising Edge ${ }^{66]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ | 0 | $\pm 350$ | ps |  |
| $\mathrm{t}_{6 \mathrm{~B}}$ | Delay, REF Rising Edge to <br> CLKOUT Rising Edge ${ }^{66]}$ | Measured at $\mathrm{V}_{\text {DD }} / 2$. Measured in <br> PLL Bypass Mode, CY2309 device <br> only. | 1 | 5 | 8.7 | ns |
| $\mathrm{t}_{7}$ | Device to Device Skew ${ }^{[6]}$ | Measured at $\mathrm{V}_{\text {DD }} / 2$ on the CLKOUT <br> pins of devices |  | 0 | 700 | ps |
| $\mathrm{t}_{\mathrm{J}}$ | Cycle to Cycle Jitter ${ }^{[6]}$ | Measured at 66.67 MHz, loaded <br> outputs |  |  | 200 | ps |
| $\mathrm{t}_{\text {LOCK }}$ | PLL Lock Time ${ }^{[6]}$ | Stable power supply, valid clock <br> presented on REF pin |  |  | 1.0 | ms |

## Switching Characteristics for CY2305SI-1H and CY2309SI-1H Industrial Temperature Devices ${ }^{[7]}$

| Parameter | Name | Description | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | Output Frequency | 30-pF load 10-pF load | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  | $\begin{gathered} 100 \\ 133.33 \end{gathered}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
|  | Duty Cycle ${ }^{[6]}=\mathrm{t}_{2} \div \mathrm{t}_{1}$ | Measured at 1.4V, $\mathrm{F}_{\text {out }}=66.67 \mathrm{MHz}$ | 40.0 | 50.0 | 60.0 | \% |
|  | Duty Cycle ${ }^{[6]}=\mathrm{t}_{2} \div \mathrm{t}_{1}$ | Measured at 1.4 V , $\mathrm{F}_{\text {out }}<50.0 \mathrm{MHz}$ | 45.0 | 50.0 | 55.0 | \% |
| $t_{3}$ | Rise Time ${ }^{[6]}$ | Measured between 0.8 V and 2.0V |  |  | 1.50 | ns |
| $\mathrm{t}_{4}$ | Fall Time ${ }^{[6]}$ | Measured between 0.8 V and 2.0 V |  |  | 1.50 | ns |
| $t_{5}$ | Output to Output Skew ${ }^{[6]}$ | All outputs equally loaded |  |  | 250 | ps |
| $\mathrm{t}_{6 \mathrm{~A}}$ | Delay, REF Rising Edge to CLKOUT Rising Edge ${ }^{[6]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ |  | 0 | $\pm 350$ | ps |
| $\mathrm{t}_{6 \mathrm{~B}}$ | Delay, REF Rising Edge to CLKOUT Rising Edge ${ }^{[6]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$. Measured in PLL Bypass Mode, CY2309 device only. | 1 | 5 | 8.7 | ns |
| $\mathrm{t}_{7}$ | Device to Device Skew ${ }^{[6]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ on the CLKOUT pins of devices |  | 0 | 700 | ps |
| $\mathrm{t}_{8}$ | Output Slew Rate ${ }^{[6]}$ | Measured between 0.8 V and 2.0 V using Test Circuit \#2 | 1 |  |  | V/ns |
| $t_{J}$ | Cycle to Cycle Jitter ${ }^{[6]}$ | Measured at 66.67 MHz , loaded outputs |  |  | 200 | ps |
| $\mathrm{t}_{\text {LOCK }}$ | PLL Lock Time ${ }^{[6]}$ | Stable power supply, valid clock presented on REF pin |  |  | 1.0 | ms |

## Switching Waveforms

## Duty Cycle Timing



Switching Waveforms (continued)
All Outputs Rise/Fall Time


Output-Output Skew


Input-Output Propagation Delay


Device-Device Skew


## Typical Duty Cycle ${ }^{[8]}$ and I ID Trends ${ }^{[9]}$ for CY2305-1 and CY2309-1








## Notes:

8. Duty Cycle is taken from typical chip measured at 1.4 V .
9. $I_{D D}$ data is calculated from $I_{D D}=I_{\text {CORE }}+n C V f$, where $I_{\text {CORE }}$ is the unloaded current. ( $\mathrm{n}=\#$ of outputs; $\mathrm{C}=$ Capacitance load per output $(\mathrm{F})$; $\mathrm{V}=\mathrm{Supply}$ Voltage (V); $\mathrm{f}=$ frequency (Hz))

## Typical Duty Cycle ${ }^{[8]}$ and IDD Trends ${ }^{[9]}$ for $\mathrm{CY} 2305-1 \mathrm{H}$ and CY2309-1H








## Test Circuits



## Ordering Information

| Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: |
| CY2305SC-1 | 8-pin 150-mil SOIC | Commercial |
| CY2305SC-1T | 8-pin 150-mil SOIC-Tape and Reel | Commercial |
| CY2305SI-1 | 8 -pin 150-mil SOIC | Industrial |
| CY2305SI-1T | 8-pin 150-mil SOIC-Tape and Reel | Industrial |
| CY2305SC-1H | 8-pin 150-mil SOIC | Commercial |
| CY2305SC-1HT | 8-pin 150-mil SOIC-Tape and Reel | Commercial |
| CY2305SI-1H | 8-pin 150-mil SOIC | Industrial |
| CY2305SI-1HT | 8-pin 150-mil SOIC-Tape and Reel | Industrial |
| CY2305ZC-1 | 8-pin 150-mil TSSOP | Commercial |
| CY2305ZC-1T | 8-pin 150-mil TSSOP-Tape and Reel | Commercial |
| CY2309SC-1 | 16-pin 150-mil SOIC | Commercial |
| CY2309SC-1T | 16-pin 150-mil SOIC-Tape and Reel | Commercial |
| CY2309SI-1 | 16-pin 150-mil SOIC | Industrial |
| CY2309SI-1T | 16-pin 150-mil SOIC-Tape and Reel | Industrial |
| CY2309SC-1H | 16-pin 150-mil SOIC | Commercial |
| CY2309SC-1HT | 16-pin 150-mil SOIC-Tape and Reel | Commercial |
| CY2309SI-1H | 16-pin 150-mil SOIC | Industrial |
| CY2309SI-1HT | 16-pin 150-mil SOIC-Tape and Reel | Industrial |
| CY2309ZC-1H | 16-pin 4.4-mm TSSOP | Commercial |
| CY2309ZC-1HT | 16-pin 4.4-mm TSSOP-Tape and Reel | Commercial |
| CY2309ZI-1H | 16-pin 4.4-mm TSSOP | Industrial |
| CY2309ZI-1HT | 16-pin 4.4-mm TSSOP-Tape and Reel | Industrial |

## Package Diagrams

8-lead (150-Mil) SOIC S8


## Package Diagrams (continued)

16-lead Thin Shrunk Small Outline Package (4.40 MM Body) Z16


DIMENSIDNS IN MILLIMETERS, $\frac{M I N_{1}}{M A X_{1}}$


51-85091-**

Pentium is a registered trademark of Intel Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.

CY2305

## Document History Page

Document Title: CY2305/CY2309 Low-Cost 3.3V Zero Delay Buffer Document Number: 38-07140

| REV. | ECN NO. | Issue Date | Orig. of <br> Change | Description of Change |
| :---: | :---: | :---: | :---: | :--- |
| ${ }^{* *}$ | 110249 | $10 / 19 / 01$ | SZV | Change from Spec number: 38-00530 to 38-07140 |
| ${ }^{*} \mathrm{~A}$ | 111117 | $03 / 01 / 02$ | CKN | Added t6B row to the Switching Characteristics Table; also added the letter <br> "A" to the t6A row <br> Corrected the table title from CY2305SC-IH and CY2309SC-IH to <br> CY2305SI-IH and CY2309SI-IH |
| ${ }^{*} \mathrm{~B}$ | 117625 | $10 / 21 / 02$ | HWT | Added eight-pin TSSOP packages (CY2305ZC-1 and CY2305ZC-1T) to the <br> ordering information table. <br> Added the Tape and Reel option to all the existing packages: <br> CY2305SC-1T, CY2305SI-1T, CY2305SC-1HT, CY2305SI-1HT, <br> CY2305ZC-1T, CY2309SC-1T, CY2309SI-1T, CY2309SC-1HT, <br> CY2309SI-1HT, CY2309ZC-1HT, CY2309ZI-1HT |
| ${ }^{*} \mathrm{C}$ | 121828 | $12 / 14 / 02$ | RBI | Power up requirements added to Operating Conditions Information |

