

# 256K x 8 Static RAM

## Features

- **Low voltage range:**  
— 2.7–3.6V
- **Ultra-low active power**
- **Low standby power**
- **Easy memory expansion with  $\overline{CS}_1/\overline{CS}_2$  and  $\overline{OE}$  features**
- **TTL-compatible inputs and outputs**
- **Automatic power-down when deselected**
- **CMOS for optimum speed/power**

## Functional Description

The CY62138V is a high-performance CMOS static RAM organized as 256K words by 8 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power-down feature that reduces power


consumption by 99% when addresses are not toggling. The device can be put into standby mode when deselected ( $\overline{CS}_1$  HIGH or  $\overline{CS}_2$  LOW).

Writing to the device is accomplished by taking Chip Enable One ( $\overline{CS}_1$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW and Chip Enable Two ( $\overline{CS}_2$ ) HIGH. Data on the eight I/O pins ( $I/O_0$  through  $I/O_7$ ) is then written into the location specified on the address pins ( $A_0$  through  $A_{17}$ ).

Reading from the device is accomplished by taking Chip Enable One ( $\overline{CS}_1$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing Write Enable ( $\overline{WE}$ ) and Chip Enable Two ( $\overline{CS}_2$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins ( $I/O_0$  through  $I/O_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{CS}_1$  HIGH or  $\overline{CS}_2$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CS}_1$  LOW,  $\overline{CS}_2$  HIGH, and  $\overline{WE}$  LOW).

The CY62138V is available in a 36-ball FBGA.





**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C  
 Ambient Temperature with Power Applied..... -55°C to +125°C  
 Supply Voltage to Ground Potential ..... -0.5V to +4.6V  
 DC Voltage Applied to Outputs in High-Z State<sup>[1]</sup> ..... -0.5V to V<sub>CC</sub> + 0.5V

DC Input Voltage<sup>[1]</sup>..... -0.5V to V<sub>CC</sub> + 0.5V  
 Output Current into Outputs (LOW)..... 20 mA  
 Static Discharge Voltage ..... > 2001V (per MIL-STD-883, Method 3015)  
 Latch-up Current..... > 200 mA

**Operating Range**

Device	Range	Ambient Temperature	V <sub>CC</sub>
CY62138V	Industrial	-40°C to +85°C	2.7V to 3.6V

**Product Portfolio**

Product	V <sub>CC</sub> Range			Speed	Power Dissipation (Industrial)			
	V <sub>CC(min)</sub>	V <sub>CC(typ)</sub> <sup>[2]</sup>	V <sub>CC(max)</sub>		Operating (I <sub>CC</sub> )		Standby (I <sub>SB2</sub> )	
					Typ. <sup>[2]</sup>	Maximum	Typ. <sup>[2]</sup>	Maximum
CY62138V	2.7V	3.0V	3.6V	70 ns	7 mA	15 mA	1 μA	15 μA

**Electrical Characteristics** Over the Operating Range



Parameter	Description	Test Conditions		CY62138V			Unit
				Min.	Typ. <sup>[2]</sup>	Max.	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 2.7V	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	V <sub>CC</sub> = 2.7V			0.4	V
V <sub>IH</sub>	Input HIGH Voltage		V <sub>CC</sub> = 3.6V	2.2		V <sub>CC</sub> + 0.5V	V
V <sub>IL</sub>	Input LOW Voltage		V <sub>CC</sub> = 2.7V	-0.5		0.8	V
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>		-1	±1	+1	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled		-1	+1	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>RC</sub> , CMOS Levels	V <sub>CC</sub> = 3.6V		7	15	mA
		I <sub>OUT</sub> = 0 mA, f = 1 MHz, CMOS Levels			1	2	mA
I <sub>SB1</sub>	Automatic CE Power-down Current—CMOS Inputs	CE ≥ V <sub>CC</sub> - 0.3V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V, f = f <sub>MAX</sub>				100	μA
I <sub>SB2</sub>	Automatic CE Power-down Current—CMOS Inputs	CE ≥ V <sub>CC</sub> - 0.3V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V, f = 0	V <sub>CC</sub> = 3.6V LL		1	15	μA

**Capacitance**<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = V <sub>CC(typ)</sub>	6	pF
C <sub>OUT</sub>	Output Capacitance		8	pF

**Notes:**

- V<sub>IL</sub>(min) = -2.0V for pulse durations less than 20 ns.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC Typ</sub>, T<sub>A</sub> = 25°C.
- Tested initially and after any design or process changes that may affect these parameters.

**AC Test Loads and Waveforms**



Equivalent to: THÉVENIN EQUIVALENT



Parameters	3.0V	Unit
R1	1105	Ohms
R2	1550	Ohms
$R_{TH}$	645	Ohms
$V_{TH}$	1.75	Volts

**Data Retention Characteristics (Over the Operating Range)**


Parameter	Description	Conditions <sup>[4]</sup>	Min.	Typ. <sup>[2]</sup>	Max.	Unit
$V_{DR}$	$V_{CC}$ for Data Retention		1.0		3.6	V
$I_{CCDR}$	Data Retention Current	$V_{CC} = 1.0V$ $CE \geq V_{CC} - 0.3V$ , $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$ No input may exceed $V_{CC} + 0.3V$	LL	0.1	5	$\mu A$
$t_{CDR}^{[3]}$	Chip Deselect to Data Retention Time		0			ns
$t_R$	Operation Recovery Time		100			$\mu s$

**Data Retention Waveform<sup>[5]</sup>**

**Notes:**




- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to  $V_{CC}$  typ., and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.
- CE is the combination of both  $\overline{CS}_1$  and  $CS_2$ .

**Switching Characteristics** Over the Operating Range<sup>[4]</sup>






Parameter	Description	70 ns		Unit
		Min.	Max.	
<b>Read Cycle</b>				
$t_{RC}$	Read Cycle Time	70		ns
$t_{AA}$	Address to Data Valid		70	ns
$t_{OHA}$	Data Hold from Address Change	10		ns
$t_{ACE}$	$\overline{CE}$ LOW to Data Valid		70	ns
$t_{DOE}$	$\overline{OE}$ LOW to Data Valid		35	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low-Z <sup>[6]</sup>	5		ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High-Z <sup>[6, 7]</sup>		25	ns
$t_{LZCE}$	$\overline{CE}$ LOW to Low-Z <sup>[6]</sup>	10		ns
$t_{HZCE}$	$\overline{CE}$ HIGH to High-Z <sup>[6, 7]</sup>		25	ns
$t_{PU}$	$\overline{CE}$ LOW to Power-up	0		ns
$t_{PD}$	$\overline{CE}$ HIGH to Power-down		70	ns
<b>Write Cycle<sup>[8, 9]</sup></b>				
$t_{WC}$	Write Cycle Time	70		ns
$t_{SCE}$	$\overline{CE}$ LOW to Write End	60		ns
$t_{AW}$	Address Set-up to Write End	60		ns
$t_{HA}$	Address Hold from Write End	0		ns
$t_{SA}$	Address Set-up to Write Start	0		ns
$t_{PWE}$	$\overline{WE}$ Pulse Width	50		ns
$t_{SD}$	Data Set-up to Write End	30		ns
$t_{HD}$	Data Hold from Write End	0		ns
$t_{HZWE}$	$\overline{WE}$ LOW to High-Z <sup>[6, 7]</sup>		25	ns
$t_{LZWE}$	$\overline{WE}$ HIGH to Low-Z <sup>[6]</sup>	10		ns

**Switching Waveforms**
**Read Cycle No. 1<sup>[10, 11]</sup>**

**Notes:**

- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
- $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with  $C_L = 5$  pF as in (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- The minimum write cycle time for write cycle #3 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .
- Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- $\overline{WE}$  is HIGH for read cycle.

**Switching Waveforms (continued)**
**Read Cycle No. 2** [5., 11, 12]

**Write Cycle No. 1 (WE Controlled)** [5, 8, 13, 14]

**Write Cycle No. 2 (CE Controlled)** [5, 8, 13, 14]

**Notes:**

12. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
13. Data I/O is high impedance if  $OE = V_{IH}$ .
14. If  $\overline{CE}$  goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
15. During this period, the I/Os are in output state and input signals should not be applied.


**Switching Waveforms (continued)**
**Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW) [5, 9, 14]**

**Typical DC and AC Characteristics**


**Truth Table**

CS <sub>1</sub>	CS <sub>2</sub>	WE	OE	Inputs/Outputs	Mode	Power
H	X	X	X	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X	L	X	X	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	H	H	L	Data Out	Read	Active (I <sub>CC</sub> )
L	H	L	X	Data In	Write	Active (I <sub>CC</sub> )
L	H	H	H	High-Z	Deselect, Output Disabled	Active (I <sub>CC</sub> )

**Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY62138VLL-70BAI	BA36A	36-ball (7.0 mm x 7.0 mm x 1.2 mm) Fine Pitch BGA	Industrial

**Package Diagram**
**36-ball Thin BGA BA36A**


51-85099-B

More Battery Life is a trademark, and MoBL is a registered trademark, of Cypress Semiconductor. All products and company names mentioned in this document may be the trademarks of their respective holders.



**Document Title: CY62138V MoBL™ 256K x 8 Static RAM**  
**Document Number: 38-05088**

<b>REV.</b>	<b>ECN NO.</b>	<b>Issue Date</b>	<b>Orig. of Change</b>	<b>Description of Change</b>
**	107348	06/12/01	SZV	Change from Spec #: 38-00729 to 38-05088
*A	114936	05/28/02	CBD	Replaced wrong package diagram with correct diagram (36-ball FBGA [see p. 7])