

# 1-Mbit (128K x 8) Static RAM

#### **Features**

- Pin- and function-compatible with CY7C109B/CY7C1009B
- · High speed
  - $t_{AA} = 10 \text{ ns}$
- · Low active power
  - $I_{CC} = 80 \text{ mA} @ 10 \text{ ns}$
- · Low CMOS standby power
  - $I_{SB2} = 3 \text{ mA}$
- · 2.0V Data Retention
- · Automatic power-down when deselected
- · TTL-compatible inputs and outputs
- Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub> and OE options
- CY7C109D available in Pb-free 32-pin 400-Mil wide Molded SOJ and 32-pin TSOP I packages. CY7C1009D available in Pb-free 32-pin 300-Mil wide Molded SOJ package

## Functional Description [1]


The CY7C109D/CY7C1009D is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable  $(\overline{CE}_1)$ , an active HIGH Chip Enable (CE<sub>2</sub>), an active LOW Output Enable  $(\overline{OE})$ , and tri-state drivers. The eight input and output pins (IO<sub>0</sub> through IO<sub>7</sub>) are placed in a high-impedance state when:

- Deselected (CE<sub>1</sub> HIGH or CE<sub>2</sub> LOW),
- Outputs are disabled (OE HIGH),
- When the write operation is active (CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH, and WE LOW)

Write to the device by taking Chip Enable One  $(\overline{CE}_1)$  and Write Enable  $(\overline{WE})$  inputs LOW and Chip Enable Two  $(CE_2)$  input HIGH. Data on the eight IO pins  $(IO_0$  through  $IO_7)$  is then written into the location specified on the address pins  $(A_0$  through  $A_{16})$ .

Read from the <u>device</u> by taking Chip Enable One  $(\overline{CE}_1)$  and Output Enable  $(\overline{OE})$  LOW while forcing Write Enable  $(\overline{WE})$  and Chip Enable Two  $(CE_2)$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the IO pins.

#### Logic Block Diagram





#### Note

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.



## Pin Configurations [2]





#### **Selection Guide**

	CY7C109D-10 CY7C1009D-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	80	mA
Maximum CMOS Standby Current	3	mA

Note

<sup>2.</sup> NC pins are not connected on the die.



## **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature .......-65°C to +150°C Ambient Temperature with Power Applied .......-55°C to +125°C Supply Voltage on  $V_{CC}$  to Relative GND  $^{[3]}$  ... -0.5V to +6.0V DC Voltage Applied to Outputs in High-Z State  $^{[3]}$  .....-0.5V to  $V_{CC}$  + 0.5V

DC Input Voltage [3]	. –0.5V to V <sub>CC</sub> + 0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>	Speed
Industrial	–40°C to +85°C	$5V \pm 0.5V$	10 ns

## Electrical Characteristics (Over the Operating Range)

Parameter	Description	Test Conditions			09D-10 009D-10	Unit
	•			Min	Max	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -4.0 mA		2.4		V
$V_{OL}$	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA			0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	V <sub>CC</sub> + 0.5	V
$V_{IL}$	Input LOW Voltage [3]			-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_{I} \le V_{CC}$		<b>–</b> 1	+1	μА
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_1 \le V_{CC}$ , Output Disabled		<b>–</b> 1	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	C Operating Supply Current $V_{CC} = Max$ ,			80	mA
		$I_{OUT} = 0 \text{ mA},$ $f = f_{max} = 1/t_{RC}$	83 MHz		72	mA
		I IIIdx II RC	66 MHz		58	mA
			40 MHz		37	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current—TTL Inputs	$\begin{aligned} & \underbrace{\text{Max}}_{\text{CC}}, \\ & \text{CE}_1 \geq \text{V}_{\text{IH}} \text{ or } \text{CE}_2 \leq \text{V}_{\text{IL}}, \\ & \text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{f} = \text{f}_{\text{max}} \end{aligned}$			10	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current—CMOS Inputs	$\begin{array}{l} \underline{\text{Max}} \; V_{CC}, \\ CE_1 \geq V_{CC} - 0.3 V,  or \; CE_2 \leq 0.3 V, \\ V_{IN} \geq V_{CC} - 0.3 V,  or \; V_{IN} \leq 0.3 V,  f \end{array}$	= 0		3	mA

Note

<sup>3.</sup>  $V_{IL}$  (min) = -2.0V and  $V_{IH}$ (max) =  $V_{CC}$  + 1V for pulse durations of less than 5 ns.




## Capacitance [4]

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, f = 1 MHz, $V_{CC} = 5.0$ V	8	pF
C <sub>OUT</sub>	Output Capacitance		8	pF


#### Thermal Resistance [4]

Parameter	Description	Test Conditions	300-Mil Wide SOJ	400-Mil Wide SOJ	TSOP I	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	57.61	56.29	50.72	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)		40.53	38.14	16.21	°C/W

#### AC Test Loads and Waveforms [5]



#### **High-Z characteristics:**



#### Notes

- Tested initially and after any design or process changes that may affect these parameters.
- 5. AC characteristics (except High-Z) are tested using the load conditions shown in Figure (a). High-Z characteristics are tested for all speeds using the test load shown in Figure (c).



## Switching Characteristics (Over the Operating Range) [6]

Parameter	Description	7C100	9D-10 19D-10	Unit
	·	Min	Max	
Read Cycle		•		
t <sub>power</sub> <sup>[7]</sup>	V <sub>CC</sub> (typical) to the first access	100		μS
t <sub>RC</sub>	Read Cycle Time	10		ns
t <sub>AA</sub>	Address to Data Valid		10	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW to Data Valid, CE <sub>2</sub> HIGH to Data Valid		10	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		ns
t <sub>HZOE</sub>	OE HIGH to High Z [8, 9]		5	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW to Low Z, CE <sub>2</sub> HIGH to Low Z <sup>[9]</sup>	3		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH to High Z, CE <sub>2</sub> LOW to High Z [8, 9]		5	ns
t <sub>PU</sub> <sup>[10]</sup>	CE <sub>1</sub> LOW to Power-Up, CE <sub>2</sub> HIGH to Power-Up	0		ns
t <sub>PD</sub> <sup>[10]</sup>	CE <sub>1</sub> HIGH to Power-Down, CE <sub>2</sub> LOW to Power-Down		10	ns
Write Cycle <sup>[1</sup>	1, 12]	<u>.</u>		
t <sub>WC</sub>	Write Cycle Time	10		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW to Write End, CE <sub>2</sub> HIGH to Write End	7		ns
t <sub>AW</sub>	Address Set-Up to Write End	7		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	7		ns
t <sub>SD</sub>	Data Set-Up to Write End	6		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z [9]	3		ns
t <sub>HZWE</sub>	WE LOW to High Z [8, 9]		5	ns

- 6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{\mbox{\scriptsize OL}}/I_{\mbox{\scriptsize OH}}$  and 30-pF load capacitance.
- 7. tpOWER gives the minimum amount of time that the power supply should be at typical VCC values until the first memory access can be performed
- 8. t<sub>HZOE</sub>, t<sub>HZCE</sub> and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (c) of "AC Test Loads and Waveforms [5]" on page 4. Transition is measured when the outputs enter a high impedance state.
- 9. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZCE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
- 10. This parameter is guaranteed by design and is not tested.
- 11. The internal write time of the memory is defined by the overlap of  $\overline{\text{CE}}_1\text{LOW}$ ,  $\text{CE}_2\text{HIGH}$ , and  $\overline{\text{WE}}$  LOW.  $\overline{\text{CE}}_1$  and  $\overline{\text{WE}}$  must be LOW and  $\text{CE}_2$  HIGH to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.


  12. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



## Data Retention Characteristics (Over the Operating Range)


Parameter	Description	Conditions	Min	Max	Unit
$V_{DR}$		$V_{CC} = V_{DR} = 2.0V$	2.0		V
I <sub>CCDR</sub>	Data Retention Current	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.3\text{V} \text{ or } \text{CE}_2 \le 0.3\text{V}, \\ \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.3\text{V} \text{ or } \text{V}_{\text{IN}} \le 0.3\text{V}$		3	mA
t <sub>CDR</sub> [4]	Chip Deselect to Data Retention Time		0		ns
t <sub>R</sub> [13]	Operation Recovery Time		t <sub>RC</sub>		ns

#### **Data Retention Waveform**




## **Switching Waveforms**

Read Cycle No. 1 (Address Transition Controlled) [14, 15]



Read Cycle No. 2 (OE Controlled) [15, 16]




- 13. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 50~\mu s$  or stable at  $V_{CC(min)} \ge 50~\mu s$ .

  14. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .
- 15. WE is HIGH for read cycle.
- 16. Address valid prior to or coincident with  $\overline{\text{CE}}_1$  transition LOW and  $\text{CE}_2$  transition HIGH.




## Switching Waveforms (continued)

Write Cycle No. 1 ( $\overline{CE}_1$  or  $CE_2$  Controlled) [17, 18]



Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  HIGH During Write) [17, 18]



#### Notes

<sup>17.</sup> Data IO is high impedance if  $\overline{OE}$  = V<sub>IH</sub>.


<sup>18.</sup> If  $\overline{\text{CE}}_1$  goes HIGH or  $\text{CE}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high-impedance state.

<sup>19.</sup> During this period the IOs are in the output state and input signals should not be applied.



## **Switching Waveforms** (continued)

Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [12, 18]



## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	IO <sub>0</sub> -IO <sub>7</sub>	Mode	Power
Н	Х	Х	Х	High Z	Power-down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	High Z	Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Н	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C109D-10VXI	51-85033	32-pin (400-Mil) Molded SOJ (Pb-free)	Industrial
	CY7C109D-10ZXI	51-85056	32-pin TSOP Type I (Pb-free)	
	CY7C1009D-10VXI	51-85041	32-pin (300-Mil) Molded SOJ (Pb-free)	

Please contact your local Cypress sales representative for availability of these parts.



## **Package Diagrams**

Figure 1. 32-pin (300-Mil) Molded SOJ, 51-85041






Figure 2. 32-pin (400-Mil) Molded SOJ, 51-85033





#### Package Diagrams (continued)

Figure 3. 32-pin Thin Small Outline Package Type I (8x20 mm), 51-85056



All product and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	201560	See ECN	SWI	Advance Information data sheet for C9 IPP
*A	233722	See ECN	RKF	DC parameters are modified as per EROS (Spec # 01-2165) Pb-free offering in Ordering Information
*B	262950	See ECN	RKF	Added Data Retention Characteristics table Added T <sub>power</sub> Spec in Switching Characteristics Table Shaded Ordering Information
*C	See ECN	See ECN	RKF	Reduced Speed bins to -10 and -12 ns
*D	560995	See ECN	VKN	Converted from Preliminary to Final Removed Commercial Operating range Removed 12 ns speed bin Added I <sub>CC</sub> values for the frequencies 83MHz, 66MHz and 40MHz Updated Thermal Resistance table Updated Ordering Information Table Changed Overshoot spec from V <sub>CC</sub> +2V to V <sub>CC</sub> +1V in footnote #3
*E	802877	See ECN	VKN	Changed I $_{\rm CC}$ spec from 60 mA to 80 mA for 100MHz, 55 mA to 72 mA for 83MHz, 45 mA to 58 mA for 66MHz, 30 mA to 37 mA for 40MHz