

Features

- 3.0 3.6V Operation
- · High speed
 - —t_{AA} = 12, 15 ns
- · CMOS for optimum speed/power
- Low active power
 - -684 mW (Max.)
- · Automatic power-down when deselected
- Independent control of upper and lower bits
- Available in 44-pin TSOP II

Functional Description

The CY7C1011BV33 is a high-performance CMOS static RAM organized as 131,072 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. If Byte Low Enable


128K x 16 Static RAM

($\overline{\rm BLE}$) is LOW, then data from I/O pins (I/O₁ through I/O₈), is written into the location specified on the address pins (A₀ through A₁₅). If Byte High Enable ($\overline{\rm BHE}$) is LOW, then data from I/O pins (I/O₉ through I/O₁₆) is written into the location specified on the address pins (A₀ through A₁₆).

Reading from the device is accomplished by taking Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O₁ to I/O₈. If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from memory will appear on I/O₉ to I/O₁₆. See the truth table at the back of this data sheet for a complete description of read and write modes.


The input/output pins (I/O₁ through I/O₁₆) are placed in a high-impedance state when the device is deselected ($\overline{\text{CE}}$ HIGH), the outputs are disabled ($\overline{\text{OE}}$ HIGH), the BHE and BLE are disabled ($\overline{\text{BHE}}$, BLE HIGH), or during a write operation ($\overline{\text{CE}}$ LOW, and $\overline{\text{WE}}$ LOW).

The CY7C1011BV33 is available in standard 44-pin TSOP Type II package.





Pin Configuration



Selection Guide

| | | 1011BV33-12 | 1011BV33-15 |
|-----------------------------------|------------|-------------|-------------|
| Maximum Access Time (ns) | Commercial | 12 | 15 |
| Maximum Operating Current (mA) | Commercial | 190 | 170 |
| Maximum CMOS Standby Current (mA) | Commercial | 10 | 10 |
| | | | |

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied......55°C to +125°C

Supply Voltage on V_{CC} to Relative $GND^{[1]}$ -0.5V to +7.0V

DC Voltage Applied to Outputs in High Z State $^{[1]}$-0.5V to V CC+0.5V

DC Input Voltage^[1]-0.5V to V_{CC}+0.5V

Static Discharge Voltage>2001V (per MIL-STD-883, Method 3015) Latch-Up Current.....>200 mA

Operating Range

| Range | Ambient Temperature ^[2] | V _{CC} |
|------------|---------------------------------------|-----------------|
| Commercial | 0°C to +70°C | 3.3V ± 10% |
| Industrial | –40°C to +85°C | 3.3V ± 10% |

Electrical Characteristics Over the Operating Range

| | | Test | 1011B | V33-12 | 1011B | V33-15 | |
|-----------------|---------------------|--|-------|--------|-------|--------|------|
| Parameter | Description | Conditions | Min. | Max. | Min. | Max. | Unit |
| V _{OH} | Output HIGH Voltage | V _{CC} = Min., I _{OH} = -4.0 mA | 2.4 | | 2.4 | | V |
| V _{OL} | Output LOW Voltage | V _{CC} = Min., I _{OL} = 8.0 mA | | 0.4 | | 0.4 | V |




Electrical Characteristics Over the Operating Range (continued)

| | | Test | | 1011B | V33-12 | 1011B | V33-15 | |
|------------------|---|--|---|-------|--------|-------|--------|------|
| Parameter | Description | Conditions | | Min. | Max. | Min. | Max. | Unit |
| V _{IH} | Input HIGH Voltage | | | 2.2 | | 2.2 | | V |
| V _{IL} | Input LOW Voltage ^[1] | | | -0.3 | 0.8 | -0.3 | 0.8 | V |
| I _{IX} | Input Load Current | $GND \le V_1 \le V_{CC}$ | | -1 | +1 | -1 | +1 | μΑ |
| I _{OZ} | Output Leakage Current | $\begin{aligned} &\text{GND} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}, \\ &\text{Output Disabled} \end{aligned}$ | | -1 | +1 | -1 | +1 | μΑ |
| I _{OS} | Output Short Circuit Current ^[3] | V _{CC} = Max., V _{OUT} = GND | | | -300 | | -300 | mA |
| I _{CC} | V _{CC} Operating Supply Current | $V_{CC} = Max.,$ $I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$ | | | 190 | | 170 | mA |
| I _{SB1} | Automatic CE Power-Down Current —TTL Inputs | $\begin{split} & \underbrace{Max}. \ V_{CC}, \\ & CE \geq V_{IH} \\ & V_{IN} \geq V_{IH} \ or \\ & V_{IN} \leq V_{IL}, \\ & f = f_{MAX} \end{split}$ | | | 40 | | 40 | mA |
| I _{SB2} | Automatic CE | Max. V _{CC} , | | | 10 | | 10 | mA |
| | Power-Down Current —CMOS Inputs | $\overline{CE} \ge V_{CC} - 0.3V, V_{IN}$ $\ge V_{CC} - 0.3V,$ or $V_{IN} \le 0.3V, f = 0$ | L | | 0.5 | | 0.5 | |

Capacitance^[4]

| Parameter | Description | Test Conditions | Max. | Unit |
|------------------|--------------------|---|------|------|
| C _{IN} | Input Capacitance | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 8 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = 5.0V$ | 8 | pF |

AC Test Loads and Waveforms



Notes:

- V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns. T_A is the "instant on" case temperature. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.



Switching Characteristics^[5] Over the Operating Range

| | | 1011B | V33-12 | 1011B | | |
|-------------------|-------------------------------------|-------|--------|-------|------|------|
| Parameter | Description | Min. | Max. | Min. | Max. | Unit |
| READ CYCLE | | | • | | • | • |
| t _{RC} | Read Cycle Time | 12 | | 15 | | ns |
| t _{AA} | Address to Data Valid | | 12 | | 15 | ns |
| t _{OHA} | Data Hold from Address Change | 3 | | 3 | | ns |
| t _{ACE} | CE LOW to Data Valid | | 12 | | 15 | ns |
| t _{DOE} | OE LOW to Data Valid | | 6 | | 7 | ns |
| t _{LZOE} | OE LOW to Low Z ^[6] | 0 | | 0 | | ns |
| t _{HZOE} | OE HIGH to High Z ^[6, 7] | | 6 | | 7 | ns |
| t _{LZCE} | CE LOW to Low Z ^[6] | 3 | | 3 | | ns |
| t _{HZCE} | CE HIGH to High Z ^[6, 7] | | 6 | | 7 | ns |
| t _{PU} | CE LOW to Power-Up | 0 | | 0 | | ns |
| t _{PD} | CE HIGH to Power-Down | | 12 | | 15 | ns |
| t _{DBE} | Byte Enable to Data Valid | | 6 | | 7 | ns |
| t _{LZBE} | Byte Enable to Low Z | 0 | | 0 | | ns |
| t _{HZBE} | Byte Disable to High Z | | 6 | | 7 | ns |

Notes:


- Tested initially and after any design or process changes that may affect these parameters. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{QL}/I_{OH} and 30-pF load capacitance.
- 6. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.
 7. t_{HZOE}, t_{HZDE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.



Switching Characteristics^[5] Over the Operating Range

| | | 1011B | V33-12 | 1011B | V33-15 | |
|----------------------------|------------------------------------|-------|--------|-------|--------|------|
| Parameter | Description | Min. | Max. | Min. | Max. | Unit |
| WRITE CYCLE ^[8] | | - | | | • | • |
| t _{WC} | Write Cycle Time | 12 | | 15 | | ns |
| t _{SCE} | CE LOW to Write End | 10 | | 12 | | ns |
| t _{AW} | Address Set-Up to Write End | 10 | | 12 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | 0 | | ns |
| t _{SA} | Address Set-Up to Write Start | 0 | | 0 | | ns |
| t _{PWE} | WE Pulse Width | 10 | | 12 | | ns |
| t _{SD} | Data Set-Up to Write End | 7 | | 8 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | ns |
| t _{LZWE} | WE HIGH to Low Z ^[6] | 3 | | 3 | | ns |
| t _{HZWE} | WE LOW to High Z ^[6, 7] | | 6 | | 7 | ns |
| t _{BW} | Byte Enable to End of Write | 10 | | 12 | | ns |

Switching Waveforms




Note:

- The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE / BLE LOW. CE, WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
 Device is continuously selected. OE, CE, BHE and/or BHE = V_{IL}.
 WE is HIGH for read cycle.




Switching Waveforms (continued)

Read Cycle No. 2 (OE Controlled)[10, 11]



Write Cycle No. 1 (CE Controlled) [12, 13]




Notes:

- Address valid prior to or coincident with CE transition LOW.
 Data I/O is high impedance if OE or BHE and/or BLE= V_{IH}.
 If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.




Switching Waveforms (continued)

Write Cycle No. 2 (BLE or BHE Controlled)



Write Cycle No. 3 (WE Controlled, OE LOW)





Truth Table

| CE | OE | WE | BLE | вне | I/O ₁ –I/O ₈ | I/O ₉ -I/O ₁₆ | Mode | Power |
|----|----|----|-----|-----|------------------------------------|-------------------------------------|----------------------------|----------------------------|
| Н | Х | Х | Х | Х | High Z | High Z | Power-Down | Standby (I _{SB}) |
| L | L | Н | L | L | Data Out | Data Out | Read - All bits | Active (I _{CC}) |
| | | | L | Н | Data Out | High Z | Read - Lower bits only | Active (I _{CC}) |
| | | | Н | L | High Z | Data Out | Read - Upper bits only | Active (I _{CC}) |
| L | Х | L | L | L | Data In | Data In | Write - All bits | Active (I _{CC}) |
| | | | L | Н | Data In | High Z | Write - Lower bits only | Active (I _{CC}) |
| | | | Н | L | High Z | Data In | Write - Upper bits only | Active (I _{CC}) |
| L | Н | Н | Х | Х | High Z | High Z | Selected, Outputs Disabled | Active (I _{CC}) |
| L | Х | Х | Н | Н | High Z | High Z | Selected, Outputs Disabled | Active (I _{CC}) |




Ordering Information


| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|---------------|-------------------|-----------------|----------------------|--------------------|
| 12 | CY7C1011BV33-12ZI | Z44 | 44-Lead TSOP Type II | Industrial |
| | CY7C1011BV33-12ZC | Z44 | 44-Lead TSOP Type II | Commercial |
| 15 | CY7C1011BV33-15ZC | Z44 | 44-Lead TSOP Type II | Commercial |
| | CY7C1011BV33-15ZI | Z44 | 44-Lead TSOP Type II | Industrial |


Package Diagrams


44-Pin TSOP II Z44

DIMENSION IN MM (INCH)
MAX
MIN.











| Document Title: CY7C1011BV33 128K X 16 Static RAM Document Number: 38-05021 | | | | | | |
|---|---------|---------------|--------------------|--|--|--|
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change | | |
| ** | 106652 | 04/26/01 | MPR | New Data Sheet | | |
| *A | 107728 | 07/11/01 | DFP | Remove SOJ TQFP Packages. Remove 8, 10 ns. changed Low Active Power to 684. Change words/array/ added 2 addresses. | | |

Document #: 38-05021 Rev. *A